Multi-core interference-sensitive WCET analysis leveraging runtime resource capacity enforcement

Proceedings - Euromicro Conference on Real-Time Systems

Volumn , Issue , 2014, Pages 109-118

  Nowotsch, Jan ^a   Paulitsch, Michael ^a   Buhler, Daniel ^b   Theiling, Henrik ^c   Wegener, Simon ^d   Schmidt, Michael ^d  

^a AIRBUS GROUP INNOVATIONS   (Germany)

^b Cassidian   (Germany)

^c Sysgo AG   (Germany)

^d AbsInt Angewandte Informatik GmbH   (Germany)

Author keywords

multi core; safety critical real time systems; WCET

Indexed keywords

BENCHMARKING; COMPUTER OPERATING SYSTEMS; INTERACTIVE COMPUTER SYSTEMS; SAFETY ENGINEERING;

AVERAGE CASE PERFORMANCE; MULTI CORE; MULTI-CORE PROCESSOR; REAL TIME OPERATING SYSTEM; SAFETY CRITICAL APPLICATIONS; SEAMLESS INTEGRATION; TEMPORAL PARTITIONING; WCET;

REAL TIME SYSTEMS;

EID: 84910034675     PISSN: 10683070     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECRTS.2014.20     Document Type: Conference Paper

References (46)

1. EASA, "Certification memorandum-development assurance of airborne electronic hardware (chapter 9)," Software & Complex Hardware section, European Aviation Safety Agency (EASA), Tech. Rep. EASA CM-SWCEH-001 Issue 01, 2011.
2. RTCA, "DO-297/ED-124-Integrated Modules Avionics (IMA) development guidance and certification considerations," 2005.
3. A. Wilson and T. Preyssler, "Incremental certification and integrated modular avionics," 27th IEEE/AIAA Digital Avionics Systems Conf., 2008.
4. ARINC, "ARINC 653: Avionics application software standard interface," 2003.
5. RTCA, "DO-178C/ED-12C-software considerations in airborne systems and equipment certification," 2012.
6. C. Rochange and P. Sainrat, "Multicores and critical systems: Challenges for temporal analysability," SAE AeroTech, 2011.
7. Freescale Semiconductor, "P4080 QorIQ integrated multicore communication processor family reference manual," 2012.
8. J. Liedtke and M. Hohmuth, "OS-controlled cache predictability for real-time systems," 3rd IEEE Real-Time Technology and Applications Symposium, 1997.
9. A. Schranzhofer, J.-j. Chen, and L. Thiele, "Timing predictability on multi-processor systems with shared resources," Embedded Systems Week-Workshop on Reconciling Performance with Predictability, 2009.
10. R. Pellizzoni, E. Betti, S. Bak, G. Yao, J. Criswell, M. Caccamo, and R. Kegley, "A predictable execution model for COTS-based embedded systems," 17th IEEE Real-Time and Embedded Technology and Applications Symposium, 2011.
11. F. Boniol, H. Cassé, E. Noulard, and C. Pagetti, "Deterministic execution model on COTS hardware," 25st Int. Conf. on Architecture of Computing Systems, 2012.
12. T. Kelter, T. Harde, P. Marwedel, and H. Falk, "Evaluation of resource arbitration methods for multi-core real-time systems," 13th Int. Workshop on Worst-Case Execution time Analysis, 2013.
13. J. Yan and W. Zhang, "WCET analysis for multi-core processors with shared L2 instruction caches," 14th IEEE Real-Time and Embedded Technology and Applications Symposium, 2008.
14. Y. Li, V. Suhendra, Y. Liang, T. Mitra, and A. Roychoudhury, "Timing analysis of concurrent programs running on shared cache multi-cores," 30th IEEE Real-Time Systems Symposium, 2009.
15. D. Hardy, T. Piquet, and I. Puaut, "Using bypass to tighten WCET estimates for multi-core processors with shared instruction caches," 30th IEEE Real-Time Systems Symposium, 2009.
16. S. Chattopadhyay, A. Roychoudhury, and T. Mitra, "Modeling shared cache and bus in multi-cores for timing analysis," 13th Int. Workshop on Software & Compilers for Embedded Systems, 2010.
17. T. Kelter, H. Falk, P. Marwedel, S. Chattopadhyay, and A. Roychoudhury, "Bus-aware multicore WCET analysis through TDMA offset bounds," 23rd Euromicro Conf. on Real-Time Systems, 2011.
18. S. Chattopadhyay, C. L. Kee, A. Roychoudhury, T. Kelter, P. Marwedel, and H. Falk, "A unified WCET analysis framework for multi-core platforms," 18th Real Time and Embedded Technology and Applications Symposium, 2012.
19. J. Rosen, A. Andrei, P. Eles, and Z. Peng, "Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip," 28th IEEE Int. Real-Time Systems Symposium, 2007.
20. M. Paolieri, F. J. Cazorla, M. Valero, and G. Bernat, "Hardware support for WCET analysis of hard real-time multicore systems," 36th Annual Int. Symposium on Computer Architecture, 2009.
21. S. Schliecker, M. Negrean, and R. Ernst, "Bounding the shared resource load for the performance analysis of multiprocessor systems," Design, Automation & Test in Europe Conference & Exhibition, 2010.
22. D. Dasari, B. Andersson, V. Nelis, S. M. Petters, A. Easwaran, and J. Lee, "Response time analysis of COTS-based multicores considering the contention on the shared memory bus," 10th IEEE Int. Conf. on Trust, Security and Privacy in Computing and Communications, 2011.
23. D. Dasari and V. Nelis, "An analysis of the impact of bus contention on the WCET in multicores," 9th IEEE Int. Conf. on Embedded Software and Systems, 2012.
24. F. Bellosa, "Process cruise control: Throttling memory access in a soft real-time environment," University of Erlangen, Tech. Rep., 1997.
25. -, "Memory access-the third dimension of scheduling," University of Erlangen, Tech. Rep., 1997.
26. H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha, "Memory access control in multiprocessor for real-time systems with mixed criticality," 24th Euromicro Conf. on Real-Time Systems, 2012.
27. M. Behnam, R. Inam, T. Nolte, and M. Sjödin, "Multi-core composability in the face of memory-bus contention," 5th Int. Workshop on Compositional Theory and Technology for Real-Time Embdedded Systems, 2012.
28. J. Nowotsch and M. Paulitsch, "Leveraging multi-core computing architectures in avionics," 9th European Dependable Computing Conf., 2012.
29. J. Littlefield-Lawwill and L. Kinnan, "System considerations for robust time and space partitioning in integrated modular avionics," 27th Digital Avionics Systems Conf., 2008.
30. B. Green, J. Marotta, B. Petre, K. Lillestolen, R. Spencer, N. Gupta, D. O'Leary, J. Lee, J. Strasburger, A. Nordsieck, B. Manners, and R. Mahapatra, "DOT/FAA/AR-11/2-handbook of the selection and evaluation of microprocessors for airborne systems," FAA, Tech. Rep., 2011.
31. C. Ferdinand, R. Heckmann, M. Langenbach, F. Martin, M. Schmidt, H. Theiling, S. Thesing, and R. Wilhelm, "Reliable and precise WCET determination for a real-life processor," EMSOFT 2001, First Workshop on Embedded Software, 2001.
32. C. Ferdinand, "Cache behavior prediction for real-time systems," Ph. D. dissertation, Saarland University, 1997.
33. H. Theiling and C. Ferdinand, "Combining abstract interpretation and ILP for microarchitecture modelling and program path analysis," 19th IEEE Real-Time Systems Symposium, 1998.
34. T. Lundqvist and P. Stenström, "Timing anomalies in dynamically scheduled microprocessors," Real-Time Systems Symposium, 1999.
35. J. Reineke, B. Wachter, S. Thesing, R. Wilhelm, I. Polian, J. Eisinger, and B. Becker, "A definition and classification of timing anomalies," Int. Workshop on Worst-Case Execution Time Analysis, 2006.
36. R. Wilhelm, D. Grund, J. Reineke, M. Schlickling, M. Pister, and C. Ferdinand, "Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009.
37. C. Cullmann, C. Ferdinand, G. Gebhard, D. Grund, C. Maiza, J. Reineke, B. Triquet, and R. Wilhelm, "Predictability considerations in the design of multi-core embedded systems," Embedded Real Time Software and Systems, 2010.
38. Freescale Semiconductor, "e500mc core reference manual, all revisions, chapter 4. 13," 2012.
39. S. Thesing, R. Heckmann, J. Souyris, F. Randimbivololona, M. Langenbach, R. Wilhelm, and C. Ferdinand, "An abstract interpretation-based timing validation of hard real-time avionics software," 33th Int. Conf. on Dependable Systems and Networks, 2003.
40. SYSGO AG, "Rheinmetall selects DO-178B certifiable PikeOS from SYSGO for A400M project," http://www. sysgo. com/en/newsevents/ press/press/details/article/rheinmetall-selects-do-178bcertifiable-pikeos-from-sysgo-for-a400m-project/.
41. -, "Airbus selects SYSGOs PikeOS as DO-178B reference platform for the A350 XWB," http://www. sysgo. com/en/newsevents/ press/press/details/article/airbus-selects-sysgos-pikeos-as-do-178b-reference-platform-for-the-a350-xwb/.
42. X. Jean, M. Gatti, G. Berthon, and M. Fumey, "Mulcors-the use of MULticore proCessORS in airborne systems," European Aviation Safety Agency (EASA), Tech. Rep., 2012.
43. Bundesministerium für Bildung und Forschung (BMBF), "Automotive, Railway and Avionics Multicore Systems (ARAMiS)," http://www. projekt-aramis. de/projekt. php.
44. Fraunhofer-Institut für offene Kommunikationssysteme FOKUS, "Multicore-Architektur zur Sensor-basierten Positionsverfolgung im Weltraum (MUSE)," http://www. fokus. fraunhofer. de/go/muse.
45. ARTEMIS Joint Undertaking (JU), "Reduced Certification Costs Using Trusted Multi-core Platforms (RECOMP)," http://www. recompproject. eu/.
46. The Embedded Microprocessor Benchmark Consortium, "EEMBC AutoBench 1. 1 benchmark software," http://www. eembc. org/benchmark/ automotive sl. php.