A heterogeneous computing system with memristor-based neuromorphic accelerators

2014 IEEE High Performance Extreme Computing Conference, HPEC 2014

Volumn , Issue , 2014, Pages

  Liu, Xiaoxiao ^a   Mao, Mengjie ^a   Li, Hai ^a   Chen, Yiran ^a   Jiang, Hao ^b   Yang, J Joshua ^c   Wu, Qing ^d   Barnell, Mark ^d  

^a University of Pittsburgh   (United States)

^b SAN FRANCISCO STATE UNIVERSITY   (United States)

^c HEWLETT PACKARD LABORATORIES   (United States)

^d AIR FORCE RESEARCH LABORATORY   (United States)

Author keywords

analog circuit; crossbar array; memristor; network on chip; neuromorphic computing

Indexed keywords

ANALOG CIRCUITS; DISTRIBUTED COMPUTER SYSTEMS; GENERAL PURPOSE COMPUTERS; MEMRISTORS; MIXED SIGNAL INTEGRATED CIRCUITS; NEURAL NETWORKS; PASSIVE FILTERS; SERVERS; VLSI CIRCUITS;

COMPUTATION ACCURACY; CROSSBAR ARRAYS; GENERAL PURPOSE PROCESSORS; HETEROGENEOUS ARCHITECTURES; HETEROGENEOUS COMPUTING SYSTEM; HIGH PERFORMANCE APPLICATIONS; MEMRISTOR; NEUROMORPHIC COMPUTING;

NETWORK-ON-CHIP;

EID: 84946687223     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPEC.2014.7040986     Document Type: Conference Paper

References (34)

1. "Macsim," http://code. google. com/p/macsim/.
2. "The mnist database of handwritten digits," http://yann. lecun. com/ exdb/mnist/.
3. "Uci machine learning repository," http://archive. ics. uci. edu/ml/.
4. V. Agarwal et al., "Clock rate versus ipc: the end of the road for conventional microarchitectures," in ISCA, 2000, pp. 248-259.
5. F. Alibart et al., "High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm," Nanotechnology, vol. 23, no. 7, 2012.
6. J. Canny, "A computational approach to edge detection," Pattern Anal-ysis and Machine Intelligence, IEEE Transactions on, no. 6, pp. 679-698, 1986.
7. Y. Cao and et. al., "New paradigm of predictive mosfet and interconnect modeling for early circuit design," in CICC, 2000, pp. 201-204, http://www-device. eecs. berkeley. edu/ ptm/.
8. T. Chen et al., "Benchnn: On the broad potential application scope of hardware neural network accelerators," in IISWC, 2012, pp. 36-45.
9. L. O. Chua, "Memristor-the missing circuit element," IEEE Transactions on Circuit Theory, vol. 18, no. 5, pp. 507-519, 1971.
10. L. O. Chua and S.-M. Kang, "Memristive devices and systems," Proceedings of the IEEE, vol. 64, no. 2, pp. 209-223, 1976.
11. E. S. Chung et al., "Single-chip heterogeneous computing: Does the future include custom logic, fpgas, and gpgpus" in MICRO, 2010, pp. 225-236.
12. H. Esmaeilzadeh et al., "Neural acceleration for general-purpose approximate programs," in MICRO, 2012, pp. 449-460.
13. R. Hameed et al., "Understanding sources of inefficiency in generalpurpose chips," in ISCA, 2010, pp. 37-47.
14. M. D. Hill and M. R. Marty, "Amdahl's law in the multicore era," IEEE Computer, vol. 41, no. 7, pp. 33-38, 2008.
15. M. Hu et al., "Hardware realization of bsb recall function using memristor crossbar arrays," in DAC, 2012, pp. 498-503.
16. N. Jian et al., "A detailed and flexible cycle-accurate network-on-chip simulator," To appear in ISPASS, 2013.
17. S. H. Jo et al., "Nanoscale memristor device as synapse in neuromorphic systems," Nano letters, vol. 10, no. 4, pp. 1297-1301, 2010.
18. K.-H. Kim et al., "A functional hybrid memristor crossbar-array/cmos system for data storage and neuromorphic applications," Nano letters, vol. 12, no. 1, pp. 389-395, 2011.
19. I. Kuon and J. Rose, "Measuring the gap between fpgas and asics," in FPGA, 2006, pp. 21-30.
20. V. W. Lee et al., "Debunking the 100x gpu vs. cpu myth: An evaluation of throughput computing on cpu and gpu," in ISCA, 2010, pp. 451-460.
21. S. Li et al., "Mcpat: An integrated power, area, and timing modeling framework for multicore and manycore architectures," in MICRO, 2009, pp. 469-480.
22. K. K. Likharev, "Crossnets: Neuromorphic hybrid cmos/nanoelectronic networks," Science of Advanced Materials, vol. 3, no. 3, pp. 322-331, 2011.
23. E. Linn et al., "Complementary resistive switches for passive nanocrossbar memories," Nature materials, vol. 9, pp. 403-406, 2010.
24. B. Liu et al., "Digital assisted noise eliminating training for memristor crossbar based analog neuromorphic computing engine," in DAC, 2013.
25. C.-K. Luk et al., "Pin: building customized program analysis tools with dynamic instrumentation," in PLDI, 2005, pp. 190-200.
26. A. Lukefahr et al., "Composite cores: Pushing heterogeneity into a core," in MICRO, 2012, pp. 317-328.
27. L. Prechelt, "Proben1-a set of neural network benchmark problems and benchmarking rules," University of Karlsruhe, Tech. Rep., 1994.
28. S. Shin, K. Kim, and S.-M. Kang, "Memristor applications for programmable analog ics," IEEE Transactions on Nanotechnology, vol. 10, no. 2, pp. 266-274, 2011.
29. D. B. Strukov et al., "The missing memristor found," Nature, vol. 453, pp. 80-83, 2008.
30. O. Temam, "A defect-tolerant accelerator for emerging highperformance applications," in ISCA, 2012, pp. 356-367.
31. J. J. Yang, D. B. Strukov, and D. R. Stewart, "Memristive devices for computing," Nature nanotechnology, vol. 8, no. 1, pp. 13-24, 2012.
32. S. Yehia et al., "Reconciling specialization and flexibility through compound circuits," in HPCA, 2009, pp. 277-288.
33. W. Yi et al., "Feedback write scheme for memristive switching devices," Applied Physics A, vol. 102, no. 4, pp. 973-982, 2011.
34. S. Yu, Y. Wu, and H.-S. P. Wong, "Investigating the switching dynamics and multilevel capability of bipolar metal oxide resistive switching memory," Applied Physics Letters, vol. 98, no. 10, 2011.