Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine

Proceedings - Design Automation Conference

Volumn , Issue , 2013, Pages

  Liu, Beiye ^a   Hu, Miao ^a   Li, Hai ^a   Mao, Zhi Hong ^a   Chen, Yiran ^a   Huang, Tingwen ^b   Zhang, Wei ^c  

^a UNIVERSITY OF PITTSBURGH   (United States)

^b TEXAS A AND M UNIVERSITY AT QATAR   (Qatar)

^c NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Memristor; Neuromorphic computing; Pattern recognition

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; E-LEARNING; FAILURE ANALYSIS; MEMRISTORS; MULTIPROCESSING SYSTEMS; SENSITIVITY ANALYSIS;

CROSS-BAR STRUCTURES; INITIALIZATION STEP; MATRIX VECTOR MULTIPLICATION; MEMRISTOR; MEMRISTOR CROSSBARS; NEUROMORPHIC COMPUTING; REAL TIME MONITORS; WORKING MECHANISMS;

PATTERN RECOGNITION;

EID: 84879876363     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2463209.2488741     Document Type: Conference Paper

References (11)

1. H. Chen, S. Saighi, et al. Real-Time Simulation of Biologically Realistic Stochastic Neurons in VLSI. In IEEE Trans, on Neural Networks, pages 1511-1517, 2010.
2. L. Chua. Memristor-the Missing Circuit Element. In IEEE Trans, on Circuit Theory, pages 507-519, 1971.
3. M. Hu et al. Hardware Realization of BSB Recall Function Using Memristor Crossbar. In DAC, pages 498-503, 2012.
4. S. H. Jo. Nanoscale Memristor Device as Synapse in Neuro- morphic Systems. In Nano Letters, pages 1297-1301, 2010.
5. K. Kim et al. A Functional Hybrid Memristor Crossbar- Array/CMOS System for Data Storage and Neuromorphic Applications. In Nano Letters, pages 389-395, 2012.
6. J. Klein et al. Hight fault tolerance in neural crossbar. In DTIS, pages 1-6, 2010.
7. R. Kumar, D. Tullsen, et al. Heterogeneous chip multiprocessors. In Computer, pages 32-38, 2005.
8. F. Moreno et al. Reconfigurable Hardware Architecture of a Shape Recognition System Based on Specialized Tiny Neural Networks With Online Training. In IEEE Trans, on Industrial Electronics, pages 3253-3263, 2009.
9. S. Yu, Y. Wu, and P. Wong. Investigating the Switching Dynamics and Multilevel Capability of Bipolar Metal Oxide Resistive Switching Memory. In APL, pages 103514-3, 2011.
10. T. Yu et al. Analog VLSI Biophysical Neurons and Synapses With Programmable Membrane Kinetics. In IEEE Trans, on Biomedical Circuits and Systems, pages 139-148, 2010.
11. F. Zhuo et al. Multigrid on GPU: Tackling Power Grid Analysis on parallel SIMT platforms. In International Conference on Computer-Aided Design (ICCAD), pages 647-654, 2008.