Composite cores: Pushing heterogeneity into a core

Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012

Volumn , Issue , 2012, Pages 317-328

  Lukefahr, Andrew ^a   Padmanabha, Shruti ^a   Das, Reetuparna ^a   Sleiman, Faissal M ^a   Dreslinski, Ronald ^a   Wenisch, Thomas F ^a   Mahlke, Scott ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

core microarchitecure; heterogeneous architecture; reactive controller; split pipelines

Indexed keywords

ARCHITECTURAL SIMULATION; CORE MICROARCHITECURE; HETEROGENEOUS ARCHITECTURES; HETEROGENEOUS MULTICORE; INTELLIGENT CONTROLLERS; LIMITING PERFORMANCE; PROPOSED ARCHITECTURES; REDUCE ENERGY CONSUMPTION;

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; ENERGY EFFICIENCY; ENERGY UTILIZATION; ENGINES; SWITCHING;

COST REDUCTION;

EID: 84876548838     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2012.37     Document Type: Conference Paper

References (33)

1. D. Albonesi, R. Balasubramonian, S. Dropsbo, S. Dwarkadas, E. Friedman, M. Huang, V. Kursun, G. Magklis, M. Scott, G. Semeraro, P. Bose, A. Buyuktosunoglu, P. Cook, and S. Schuster, "Dynamically tuning processor resources with adaptive processing," IEEE Computer, vol. 36, no. 12, pp. 49-58, Dec. 2003.
2. M. Annavaram, E. Grochowski, and J. Shen, "Mitigating amdahl's law through epi throttling," in Proceedings of the 32nd annual international symposium on Computer Architecture, 2005, pp. 298-309.
3. R. Bahar and S. Manne, "Power and energy reduction via pipeline balancing," Proc. of the 28th Annual International Symposium on Computer Architecture, vol. 29, no. 2, pp. 218-229, 2001.
4. S. Balakrishnan, R. Rajwar, M. Upton, and K. Lai, "The impact of performance asymmetry in emerging multicore architectures," in Proc. of the 32nd Annual International Symposium on Computer Architecture, Jun. 2005, pp. 506-517.
5. R. Balasubramonian, D. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas, "Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures," in Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, 2000, pp. 245-257.
6. N. Binkert et al., "The gem5 simulator," ACM SIGARCH Computer Architecture News, vol. 39, no. 2, pp. 1-7, Aug. 2011.
7. L. Chen, S. Dropsho, and D. Albonesi, "Dynamic data dependence tracking and its application to branch prediction," in Proc. of the 9th International Symposium on High-Performance Computer Architecture, 2003, pp. 65-.
8. R. Dreslinski, "Near threshold computing: From single core to manycore energy efficient architectures," Ph.D. dissertation, University of Michigan, 2011.
9. P. Greenhalgh, "Big.little processing with arm cortex-a15 & cortex-a7," Sep. 2011, http://www.arm.com/files/downloads/big-LITTLE-Final- Final.pdf.
10. M. Hill and M. Marty, "Amdahl's law in the multicore era," IEEE Computer, no. 7, pp. 33-38, 2008.
11. H. Homayoun, V. Kontorinis, A. Shayan, T.-W. Lin, and D. M. Tullsen, "Dynamically heterogeneous cores through 3d resource pooling," in Proc. of the 18th International Symposium on High-Performance Computer Architecture, 2012, pp. 1-12.
12. E. Ipek, M. Kirman, N. Kirman, and J. Martinez, "Core fusion: Accommodating software diversity in chip multiprocessors," in Proc. of the 34th Annual International Symposium on Computer Architecture, 2007, pp. 186-197.
13. J. A. Joao, M. Suleman, O. Mutlu, and Y. N. Patt, "Bottleneck identification and scheduling in multithreaded applications," in 20th International Conference on Architectural Support for Programming Languages and Operating Systems, 2012, pp. 223-234.
14. C. Kim, S. Sethumadhavan, M. S. Govindan, N. Ranganathan, D. Gulati, D. Burger, and S. W. Keckler, "Composable lightweight processors," in Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, 2007, pp. 381-394.
15. W. Kim, D. Brooks, and G.-Y. Wei, "A fully-integrated 3-level dcdc converter for nanosecond-scale dvfs," IEEE Journal of Solid-State Circuits, vol. 47, no. 1, pp. 206-219, Jan. 2012.
16. W. Kim, M. S. Gupta, G.-Y. Wei, and D. Brooks, "System level analysis of fast, per-core dvfs using on-chip switching regulators," in Proc. of the 14th International Symposium on High-Performance Computer Architecture, 2008, pp. 123-134.
17. D. Koufaty, D. Reddy, and S. Hahn, "Bias scheduling in heterogeneous multi-core architectures," in Proc. of the 5th European Conference on Computer Systems, 2010, pp. 125-138.
18. R. Krishnamurthy, H. Schmit, and L. Carley, "A low-power 16-bit multiplier-accumulator using series-regulated mixed swing techniques," in Custom Integrated Circuits Conference, 1998. Proceedings of the IEEE 1998, 1998, pp. 499-502.
19. R. Kumar, N. Jouppi, and D. Tullsen, "Conjoined-core chip multiprocessing," in Proc. of the 37th Annual International Symposium on Microarchitecture, 2004, pp. 195-206.
20. R. Kumar, K. I. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen, "Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction," in Proc. of the 36th Annual International Symposium on Microarchitecture, Dec. 2003, pp. 81-92.
21. R. Kumar, D. M. Tullsen, and N. P. Jouppi, "Core architecture optimization for heterogeneous chip multiprocessors," in Proc. of the 15th International Conference on Parallel Architectures and Compilation Techniques, 2006, pp. 23-32.
22. R. Kumar, D. M. Tullsen, P. Ranganathan, N. P. Jouppi, and K. I. Farkas, "Single-isa heterogeneous multi-core architectures for multithreaded workload performance," in Proceedings of the 31st annual international symposium on Computer architecture, 2004.
23. Y. Kwon, C. Kim, S. Maeng, and J. Huh, "Virtualizing performance asymmetric multi-core systems," in Proc. of the 38th Annual International Symposium on Computer Architecture, 2011, pp. 45-56.
24. T. N. Miller, X. Pan, R. Thomas, N. Sedaghati, and R. Teodorescu, "Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips," in Proc. of the 18th International Symposium on High-Performance Computer Architecture, vol. 0, 2012, pp. 1-12.
25. G. Patsilaras, N. K. Choudhary, and J. Tuck, "Efficiently exploiting memory level parallelism on asymmetric coupled cores in the dark silicon era," ACM Trans. Archit. Code Optim., vol. 8, no. 4, pp. 28:1-28:21, Jan. 2012.
26. D. Ponomarev, G. Kucuk, and K. Ghose, "Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources," in Proc. of the 34th Annual International Symposium on Microarchitecture, Dec. 2001, pp. 90-101.
27. K. K. Rangan, G.-Y. Wei, and D. Brooks, "Thread motion: fine-grained power management for multi-core systems," in Proc. of the 36th Annual International Symposium on Computer Architecture, 2009, pp. 302-313.
28. L. Sheng, H. A. Jung, R. Strong, J.B.Brockman, D. Tullsen, and N. Jouppi, "Mcpat: An integrated power, area, and timing modeling framework for multicore and manycore architectures," in Proc. of the 42nd Annual International Symposium on Microarchitecture, 2009, pp. 469-480.
29. J. Suh and M. Dubois, "Dynamic mips rate stabilization in out-of-order processors," in Proc. of the 36th Annual International Symposium on Computer Architecture, 2009, pp. 46-56.
30. M. A. Suleman, O. Mutlu, M. K. Qureshi, and Y. N. Patt, "Accelerating critical section execution with asymmetric multi-core architectures," in 17th International Conference on Architectural Support for Programming Languages and Operating Systems, 2009, pp. 253-264.
31. K. Van Craeynest, A. Jaleel, L. Eeckhout, P. Narvaez, and J. Emer, "Scheduling heterogeneous multi-cores through performance impact estimation (pie)," in Proceedings of the 39th International Symposium on Computer Architecture, ser. ISCA '12, 2012, pp. 213-224.
32. R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C. Hoe, "Smarts: accelerating microarchitecture simulation via rigorous statistical sampling," in Proceedings of the 30th annual international symposium on Computer architecture, 2003, pp. 84-97.
33. B. Xu and D. H. Albonesi, "Methodology for the analysis of dynamic application parallelism and its application to reconfigurable computing," vol. 3844, no. 1. SPIE, 1999, pp. 78-86.