Futility Scaling: High-Associativity Cache Partitioning

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 2015-January, Issue January, 2015, Pages 356-367

  Wang, Ruisheng ^a   Chen, Lizhong ^a  

^a University of Southern California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE;

APPLICATION PERFORMANCE; ASSOCIATIVITY; CACHE PARTITIONING; DESTRUCTIVE INTERFERENCE; FEED-BACK BASED; LAST-LEVEL CACHES; RESOURCE EFFICIENCIES; RUNNING APPLICATIONS;

CACHE MEMORY;

EID: 84937702373     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2014.46     Document Type: Conference Paper

References (23)

1. S. Kim, D. Chandra, and Y. Solihin, "Fair cache sharing and partitioning in a chip multiprocessor architecture," in Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, ser. PACT '04, Washington, DC, USA: IEEE Computer Society, 2004, pp. 111-122.
2. L. R. Hsu, S. K. Reinhardt, R. Iyer, and S. Makineni, "Communist, utilitarian, and capitalist cache policies on cmps: caches as a shared resource," in Proceedings of the 15th international conference on Parallel architectures and compilation techniques, ser. PACT '06, Seattle, Washington, USA: ACM, 2006, pp. 13-22.
3. M. K. Qureshi and Y. N. Patt, "Utility-based cache partitioning: a low-overhead, high-performance, runtime mechanism to partition shared caches," in Proceedings of the 39th International Symposium on Microarchitecture, ser. MICRO '39, Washington, DC, USA: IEEE Computer Society, 2006, pp. 423-432.
4. N. Rafique, W.-T. Lim, and M. Thottethodi, "Architectural support for operating system-driven cmp cache management," in Proceedings of the 15th International Conference on Parallel architectures and Compilation Techniques, ser. PACT '06, Seattle, Washington, USA: ACM, 2006, pp. 2-12.
5. R. Iyer, L. Zhao, F. Guo, R. Illikkal, S. Makineni, D. Newell, Y. Solihin, L. Hsu, and S. Reinhardt, "Qos policies and architecture for cache/memory in cmp platforms," in Proceedings of the 2007 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, ser. SIGMETRICS '07, San Diego, California, USA: ACM, 2007, pp. 25-36.
6. F. Guo, Y. Solihin, L. Zhao, and R. Iyer, "A framework for providing quality of service in chip multi-processors," in Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, ser. MICRO 40, Washington, DC, USA: IEEE Computer Society, 2007, pp. 343-355.
7. K. Nesbit, M. Moreto, F. Cazorla, A. Ramirez, M. Valero, and J. Smith, "Multicore resource management," Micro, IEEE, vol. 28, no. 3, pp. 6-16, 2008.
8. X. Zhou, W. Chen, and W. Zheng, "Cache sharing management for performance fairness in chip multiprocessors," in Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, ser. PACT '09, Washington, DC, USA: IEEE Computer Society, 2009, pp. 384-393.
9. D. Sanchez and C. Kozyrakis, "Vantage: scalable and efficient finegrain cache partitioning," in Proceedings of the 38th International Symposium on Computer Architecture, ser. ISCA '11, San Jose, California, USA: ACM, 2011, pp. 57-68.
10. R Manikantan, K. Rajan, and R Govindarajan, "Probabilistic shared cache management (prism)," in Proceedings of the 39th International Symposium on Computer Architecture, ser. ISCA '12, Portland, Oregon: IEEE Computer Society, 2012, pp. 428-439.
11. D. Chiou, P. Jain, S. Devadas, and L. Rudolph, "Dynamic cache partitioning via columnization," in Proceedings of Design Automation Conference, Citeseer, 2000.
12. P. Ranganathan, S. Adve, and N. P. Jouppi, "Reconfigurable caches and their application to media processing," in Proceedings of the 27th annual international symposium on Computer architecture, ser. ISCA '00, Vancouver, British Columbia, Canada: ACM, 2000, pp. 214-224.
13. K. Varadarajan, S. K. Nandy, V. Sharda, A. Bharadwaj, R. Iyer, S. Makineni, and D. Newell, "Molecular caches: a caching structure for dynamic creation of application-specific heterogeneous cache regions," in Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, ser. MICRO 39, Washington, DC, USA: IEEE Computer Society, 2006, pp. 433-442.
14. L. A. Belady, "A study of replacement algorithms for a virtualstorage computer," IBM Syst. J., vol. 5, no. 2, pp. 78-101, 1966.
15. D. Sanchez and C. Kozyrakis, "Scalable and efficient fine-grained cache partitioning with vantage," Micro, IEEE, vol. 32, no. 3, pp. 26-37, 2012.
16. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan, "Gaining insights into multicore cache partitioning: bridging the gap between simulation and real systems," in High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th International Symposium on, 2008, pp. 367-378.
17. D. Sanchez and C. Kozyrakis, "The zcache: decoupling ways and associativity," in Proceedings of the 43rd International Symposium on Microarchitecture, ser. MICRO 43, Washington, DC, USA: IEEE Computer Society, 2010, pp. 187-198.
18. A. Seznec, "A case for two-way skewed-associative caches," in Proceedings of the 20th annual international symposium on computer architecture, ser. ISCA '93, San Diego, California, USA: ACM, 1993, pp. 169-178.
19. A. González, M. Valero, N. Topham, and J. M. Parcerisa, "Eliminating cache conflict misses through xor-based placement functions," in Proceedings of the 11th International Conference on Supercomputing, ser. ICS '97, Vienna, Austria: ACM, 1997, pp. 76-83.
20. M. Kharbutli, K. Irwin, Y. Solihin, and J. Lee, "Using prime numbers for cache indexing to eliminate conflict misses," in Proceedings of the 10th International Symposium on High Performance Computer Architecture, ser. HPCA '04, Washington, DC, USA: IEEE Computer Society, 2004, pp. 288-299.
21. R. Wang and L. Chen, "Futility scaling: high-associativity cache partitioning (extended version)," University of Southern California, Tech. Rep. CENG-2014-07, 2014.
22. T. E. Carlson, W. Heirman, and L. Eeckhout, "Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation," in Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, ser. SC '11, Seattle, Washington: ACM, 2011, 52:1-52:12.
23. G. Hamerly, E. Perelman, J. Lau, and B. Calder, "Simpoint 3.0: faster and more flexible program analysis," Journal of Instruction Level Parallelism, 2005.