MultiScale: Memory system DVFS with multiple memory controllers

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2012, Pages 297-302

  Deng, Qingyuan ^a   Meisner, David ^b   Bhattacharjee, Abhishek ^a   Wenisch, Thomas F ^c   Bianchini, Ricardo ^a  

^a RUTGERS UNIVERSITY   (United States)

^b FACEBOOK   (United States)

^c UNIVERSITY OF MICHIGAN   (United States)

Author keywords

dynamic voltage and frequency scaling; energy conservation; memory system

Indexed keywords

BANDWIDTH REQUIREMENT; DYNAMIC FREQUENCY; DYNAMIC VOLTAGE AND FREQUENCY SCALING; MEMORY CHANNELS; MEMORY CONTROLLER; MEMORY SYSTEMS; MULTI CORE; MULTISCALES; PERFORMANCE CONSTRAINTS; PERFORMANCE DEGRADATION; SERVER PROCESSORS; SYSTEM ENERGY; VOLTAGE-SCALING;

DEGRADATION; ENERGY CONSERVATION; ENERGY UTILIZATION; HEURISTIC ALGORITHMS;

LOW POWER ELECTRONICS;

EID: 84865558350     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2333660.2333727     Document Type: Conference Paper

References (33)

1. D. Abts, N. D. Enright Jerger, J. Kim, D. Gibson, and M. Lipasti. Achieving Predictable Performance Through Better Memory Controller Placement in Many-Core CMPs. In ISCA, 2009.
2. J. H. Ahn, J. Leverich, R. Schreiber, and N. P. Jouppi. Multicore DIMM: An Energy Efficient Memory Module with Independently Controlled DRAMs. In IEEE Computer Architecture Letters, 2009.
3. M. Awasthi, D. Nellans, K. Sudan, R. Balasubramonian, and A. Davis. Handling the Problems and Opportunities Posed by Multiple On-Chip Memory Controllers. In PACT, 2010.
4. L. A. Barroso and U. Hölzle. The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines. Synthesis Lectures on Computer Architecture, Jan. 2009.
5. N. Binkert, R. Dreslinski, L. Hsu, K. Lim, A. Saidi, and S. Reinhardt. The M5 Simulator: Modeling Networked Systems. In IEEE Micro, 2006.
6. S. Blagodurov, S. Zhuravlev, and A. Fedorova. Contention-Aware Scheduling on Multicore Systems. In ACM Trans. Comput. Syst., 2010.
7. E. Cooper-Balis and B. Jacob. Fine-grained Activation for Power Reduction in DRAM. In IEEE Micro, 2010.
8. H. David, C. Fallin, E. Gorbatov, U. R. Hanebutte, and O. Mutlu. Memory Power Management via Dynamic Voltage/Frequency Scaling. In ICAC, 2011.
9. V. Delaluz, M. Kandemir, N. Vijaykrishnan, A. Sivasubramaniam, and M. J. Irwin. Hardware and Software Techniques for Controlling DRAM Power Modes. In IEEE Transactions on Computers, 2001.
10. Q. Deng, D. Meisner, L. Ramos, T. F. Wenisch, and R. Bianchini. MemScale: Active Low-Power Modes for Main Memory. In ASPLOS, 2011.
11. B. Diniz, D. Guedes, W. Meira Jr, and R. Bianchini. Limiting the Power Consumption of Main Memory. In ISCA, 2007.
12. X. Fan, C. Ellis, and A. Lebeck. Memory Controller Policies for DRAM Power Management. In ISLPED, 2001.
13. P. Greenhalgh. big.LITTLE Processing with the Cortex-A15 and Cortex-A7 Processors, 2011.
14. H. Huang, K. Shin, C. Lefurgy, and T. Keller. Improving Energy Efficiency by Making DRAM Less Randomly Accessed. In ISLPED, 2005.
15. Intel. Intel Xeon processor 5600 Series, 2010.
16. JEDEC. DDR3 SDRAM Standard, 2009.
17. A. R. Lebeck, X. Fan, H. Zeng, and C. Ellis. Power Aware Page Allocation. In ASPLOS, 2000.
18. C. Lefurgy, K. Rajamani, F. Rawson, W. Felter, M. Kistler, and T. W. Keller. Energy Management for Commercial Servers. IEEE Computer, 36(12), 2003.
19. S. Li, J. Ahn, R. Strong, J. Brockman, D. Tullsen, and N. Jouppi. McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures. In Micro, 2009.
20. X. Li, Z. Li, F. M. David, P. Zhou, Y. Zhou, S. V. Adve, and S. Kumar. Performance-Directed Energy Management for Main Memory and Disks. In ASPLOS, 2004.
21. K. Lim, J. Chang, T. Mudge, P. Ranganathan, S. K. Reinhardt, and T. F. Wenisch. Disaggregated Memory for Expansion and Sharing in Blade Servers. In ISCA, 2009.
22. D. Meisner, C. M. Sadler, L. A. Barroso, W.-D. Webber, and T. F. Wenisch. Power Management of Online Data-Intensive Services. In ASPLOS, 2011.
23. Micron. 1Gb: x4, x8, x16 DDR3 SDRAM, 2006.
24. Micron. Calculating Memory System Power for DDR3, July 2007.
25. S. P. Muralidhara, L. Subramanian, O. Mutlu, M. Kandemir, and T. Moscibroda. Reducing Memory Interference in Multicore Systems Via Application-Aware Memory Channel Partitioning. In MICRO, 2011.
26. V. Pandey, W. Jiang, Y. Zhou, and R. Bianchini. DMA-Aware Memory Energy Management. In HPCA, 2006.
27. E. Perelman, G. Hamerly, M. V. Biesbrouck, T. Sherwood, and B. Calder. Using SimPoint for Accurate and Efficient Simulation. In SIGMETRICS, 2003.
28. S. Sawant, U. Desai, G. Shamanna, L. Sharma, M. Ranade, A. Agarwal, S. Dakshinamurthy, and R. Narayanan. A 32nm Westmere-EX Xeon Enterprise Processor. In ISSCC, 2011.
29. Standard Performance Evaluation Corporation. SPEC CPU 2006.
30. A. N. Udipi, N. Muralimanohar, N. Chatterjee, Rajeev Balasubramonian, A. Davis, and N. P. Jouppi. Rethinking DRAM Design and Organization for Energy-Constrained Multi-Cores. In ISCA, 2010.
31. M. Ware, K. Rajamani, M. Floyd, B. Brock, J. Rubio, F. Rawson, and J. Carter. Architecting for Power Management: The IBM POWER7 Approach. In HPCA, 2010.
32. D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. Brown, and A. Agarwal. On-Chip Interconnection Architecture of the Tile Processor. IEEE Micro, 2007.
33. H. Zheng, J. Lin, Z. Zhang, E. Gorbatov, H. David, and Z. Zhu. Mini-Rank: Adaptive DRAM Architecture for Improving Memory Power Efficiency. In Micro, 2008.