High performing cache hierarchies for server workloads: Relaxing inclusion to capture the latency benefits of exclusive caches

2015 IEEE 21st International Symposium on High Performance Computer Architecture, HPCA 2015

Volumn , Issue , 2015, Pages 343-353

  Jaleel, Aamer ^a   Nuzman, Joseph ^a   Moga, Adrian ^a   Steely, Simon C ^b   Emer, Joel ^c,d  

^a INTEL CORPORATION   (United States)

^b VSSAD   (United States)

^c MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^d NVIDIA   (United States)

Author keywords

cache replacement; commercial workloads; exclusive; inclusive; server cache hierarchy

Indexed keywords

MEMORY ARCHITECTURE;

CACHE HIERARCHIES; CACHE REPLACEMENT; COMMERCIAL WORKLOAD; EXCLUSIVE; INCLUSIVE;

CACHE MEMORY;

EID: 84934299910     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2015.7056045     Document Type: Conference Paper

References (40)

1. http://www. amd. com/us/products/server/processors/6000-seriesplatform/ 6300/Pages/6300-series-processors. aspx#2
2. Intel. Intel Core i7 Processor. http://www. intel. com/products/processor/ corei7/specifications. htm
3. http://blog. stuffedcow. net/2013/01/ivb-cache-replacement/
4. http://www. hotchips. org/wp-content/uploads/hcárchives/hc24/HC24-1-Microprocessor/HC24. 28. 117-HotChips-IvyBridge-Power-04. pdf
5. http://www. jilp. org/dpc/ (Commercial workload targeted prefetcher was not in the top three performing prefetchers across several server, multimedia, games, scientific, and engineering workloads.)
6. http://www. hpl. hp. com/research/cacti/
7. J. L. Baer and W. Wang. "On the Inclusion Properties for Multi-level Cache Hierarchies. " In ISCA, 1988.
8. L. Barroso, K. Gharachorloo, E. Bugnion. "Memory System Characterization of Commercial Workloads" In ISCA, 1998.
9. B. Beckmann, M. Marty, D. Wood. "ASR: Adaptive Selection Replication for CMP Caches. " In MICRO, 2006.
10. J. Chang and G. S. Sohi. "Cooperative Caching for Chip Multiprocessors". In ISCA'2006.
11. P. Conway, N. Kalyanasundharam, K. Lepak, and B. Hughes. "Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor". In IEEE Micro, April 2010.
12. M. Ferdman et al. "Clearing the Clouds: A Study of Emerging Scale-out Workloads on Modern Hardware. " In ASPLOS 2012.
13. M. Ferdman, C. Kaynak, and B. Falsafi. "Proactive Instruction Fetch. " In MICRO'2011.
14. M. Ferdman, T. Wenisch, A. Ailamaki, B. Falsafi, and A. Moshovos. "Temporal Instruction Fetch Streaming. " In MICRO 2008.
15. K. Fletcher, W. E. Speight, and J. K. Bennett. "Techniques for Reducing the Impact of Inclusion in Shared Network Cache Multiprocessors. " Rice ELEC TR 9413, 1995.
16. J. Gaur, M. Chaudhuri, and S. Subramoney. "Bypass and Insertion Algorithms for Exclusive Last-Level Caches". In ISCA 2011.
17. N. Hardavellas et al. "Database servers on chip multiprocessors: limitations & opportunities". Innovative Data Systems Research, Jan'07.
18. J. Huynh. "The AMD Athlon XP Processor with 512KB L2 Cache". White Paper, 2003.
19. A. Jaleel, R. Cohn, C. K. Luk, B. Jacob. CMPim: A Pin-Based On-The-Fly Multi-Core Cache Simulator. In MoBS, 2008.
20. A. Jaleel, K. Theobald, S. Steely, and J. Emer. "High Performance Cache Replacement Using Re-Reference Interval Prediction (RRIP)". ISCA'10.
21. A. Jaleel, W. Hasenplaugh, M. K. Qureshi, J. Sebot, S. Steely, and J. Emer. "Adaptive Insertion Policies for Managing Shared Caches". In PACT, 2008.
22. A. Jaleel, E. Borch, M. Bhandaru, S. Steely, and J. Emer. "Achieving Non-Inclusive Cache Performance with Inclusive Caches-Temporal Locality Aware (TLA) Cache Management Policies". In MICRO 2010.
23. A. Jaleel. "Memory characterization of workloads using instrumentation-driven simulation- A pin-based memory characterization of the SPEC CPU2000 and SPEC CPU2006 benchmark suites". Intel Corporation, VSSAD, 2007 (www. jaleels. org/ajaleel/).
24. N. Jouppi, and S. E. Wilton. "Tradeoffs in two-level on-chip caching. " ISCA'94
25. N. P. Jouppi. "Improving direct-mapped cache performance by the addition of a fully associative cache and prefetch buffers. " ISCA, 1990.
26. M. J. Mayfield, T. H. Nguyen, R. J. Reese, and M. T. Vaden. "Modified L1/L2 cache inclusion for aggressive prefetch. " U. S. Patent 5740399.
27. S. McFarling. "Cache Replacement with Dynamic Exclusion. " ISCA'92.
28. P. L-Kamran, et al. "Scale-Out Processors". In ISCA'12.
29. M. K. Qureshi, A. Jaleel, Y. Patt, S. Steely, J. Emer. "Adaptive Insertion Policies for High Performance Caching. " In ISCA 2006.
30. M. K. Qureshi. "Adaptive Spill-Receive for Robust High-Performance Caching in CMPs". In HPCA'2009.
31. H. Patil, R. Cohn, M. Charney, R. Kapoor, and A. Sun. "Pinpointing Representative Portions of Large Intel Itanium Programs with Dynamic Instrumentation. " In MICRO 2004.
32. G. Reinman, B. Calder, and T. Austin. "Optimizations Enabled by a Decoupled Front-End Architecture. " In TOCS, 2001.
33. J. Sim, et al. "FLEXclusion: Balancing Cache Capacity and On-Chip Bandwidth via Flexible Exclusion. " In ISCA'12.
34. T. Wenisch, M. Ferdman, A. Ailamaki, B. Falsafi, and A. Moshovos. "Temporal Streams in Commercial Server Applications. " In IISWC'08.
35. T. Wenisch, et al. "Practical Off-Chip Meta-Data for Temporal Memory Streaming. " In HPCA'09.
36. C. Wu, A. Jaleel, W. Hasenplaugh, M. Martonosi, S. Steely, and J. Emer. "SHiP: Signature-based Hit Predictor for High Performance Caching. " In MICRO 2011.
37. C. Wu, A. Jaleel, M. Martonosi, S. Steely, and J. Emer. "PACMan: Prefetch-Aware Cache Management for High Performance Caching. " In MICRO 2011.
38. M. Zahran. "Non-inclusion property in multi-level caches revisited. ", in IJCA'07, 2007.
39. M. Zahran. "Cache Replacement Policy Revisited. ", WDDD, 2007.
40. Y. Zheng, B. T. Davis, and M. Jordan. "Performance Evaluation of Exclusive Cache Hierarchies. " In ISPASS, 2004.