FLEXclusion: Balancing cache capacity and on-chip bandwidth via Flexible Exclusion

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2012, Pages 321-332

  Sim, Jaewoong ^a   Lee, Jaekyu ^a   Qureshi, Moinuddin K ^a   Kim, Hyesoon ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE CAPACITY; CACHE ORGANIZATION; DESIGN TIME; EXCLUSIVE-OR; HARDWARE SUPPORTS; MEMORY ACCESS; MISS-RATE; ON CHIPS; WORKING SET;

CACHE MEMORY; COMPUTER ARCHITECTURE; DESIGN; HARDWARE;

BANDWIDTH;

EID: 84864858369     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2012.6237028     Document Type: Conference Paper

References (25)

1. (™) II processor model. http://www.amd.com/ us/products/desktop/processors/phenomii/Pages.phenon-ii-key-architectural- features.aspx.
2. Macsim simulator. http://code.google.com/p/macsim/.
3. J.-L. Baer and W.-H. Wang. On the inclusion properties for multi-level cache hierarchies. In ISCA-10, pages 73-80, 1988.
4. L. Cheng, N. Muralimanohar, K. Ramani, R. Balasubramonian, and J. B. Carter. Interconnect-aware coherence protocols for chip multiprocessors. In ISCA-28, 2006.
5. J. Gaur, M. Chaudhuri, and S. Subramoney. Bypass and insertion algorithms for exclusive last-level caches. In ISCA- 33, 2011.
6. INTEL. Intel Core i7 Processors. http://www.intel.com/products/processor/ corei7/specifications.htm.
7. Intel. Intel® Nehalem Microarchitecture.http://www.intel.com/ technology/architecture-silicon/nextgen/ index.htm?iid=tech micro+nehalem.
8. A. Jaleel, E. Borch, M. Bhandaru, S. C. Steely Jr., and J. Emer. Achieving non-inclusive cache performance with inclusive caches: Temporal locality aware (tla) cache management policies. In MICRO-43, MICRO '43, 2010.
9. A. Jaleel, W. Hasenplaugh, M. Qureshi, J. Sebot, S. Steely, Jr., and J. Emer. Adaptive insertion policies for managing shared caches. In PACT-17, 2008.
10. A. Jaleel, K. B. Theobald, S. C. Steely, Jr., and J. Emer. High performance cache replacement using re-reference interval prediction (RRIP). In ISCA-32, 2010.
11. T. L. Johnson andW. meiW. Hwu. Run-time adaptive cachehierarchy management via reference analysis. In ISCA-19, pages 315-326, 1997.
12. N. P. Jouppi and S. J. E. Wilton. Tradeoffs in two-level onchip caching. In ISCA-16, 1994.
13. M. Kharbutli and Y. Solihin. Counter-based cache replacement and bypassing algorithms. IEEE Trans. Computers, 57(4):433-447, 2008.
14. H. Kim, P. Ghoshal, B. Grot, P. V. Gratz, and D. A. Jiménez. Reducing network-on-chip energy consumption through spatial locality speculation. In NOCS-5, pages 233-240, 2011.
15. A. K. Mishra, N. Vijaykrishnan, and C. R. Das. A case for heterogeneous on-chip interconnects for cmps. In ISCA-33, pages 389-400, 2011.
16. M. K. Qureshi, A. Jaleel, Y. N. Patt, S. C. Steely, and J. Emer. Adaptive insertion policies for high performance caching. In ISCA-29, 2007.
17. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In ASPLOS-X, 2002.
18. M. B. Taylor et al. The raw microprocessor: A computational fabric for software circuits and general-purpose programs. IEEE Micro, 22:25-35, March 2002.
19. G. Tyson, M. Farrens, J. Matthews, and A. Pleszkun. A new approach to cache management. In MICRO-28, 1995.
20. VIA. VIA C7 Processors. http://www.via.com.tw/en/products/processors/c7/.
21. H. Wang, L.-S. Peh, and S. Malik. Power-driven design of router microarchitectures in on-chip networks. In MICRO- 36, 2003.
22. H.-S. Wang, X. Zhu, L.-S. Peh, and S. Malik. Orion: a power-performance simulator for interconnection networks. In MICRO-35, 2002.
23. Y. Xie and G. H. Loh. PIPP: promotion/insertion pseudopartitioning of multi-core shared caches. In ISCA-31, 2009.
24. M. M. Zahran, K. Albayraktaroglu, and M. Franklin. Noninclusion property in multi-level caches revisited. Interna- tional Journal of Computers and Their Applications, 14:99-108, 2007.
25. Y. Zheng, B. T. Davis, and M. Jordan. Performance evaluationof exclusive cache hierarchies. In ISPASS'04, 2004.