Octopus-Man: QoS-driven task management for heterogeneous multicores in warehouse-scale computers

2015 IEEE 21st International Symposium on High Performance Computer Architecture, HPCA 2015

Volumn , Issue , 2015, Pages 246-258

  Petrucci, Vinicius ^a   Laurenzano, Michael A ^b   Doherty, John ^b   Zhang, Yunqi ^b   Mosse, Daniel ^c   Mars, Jason ^b   Tang, Lingjia ^b  

^a FEDERAL UNIVERSITY OF BAHIA   (Brazil)

^b UNIVERSITY OF MICHIGAN   (United States)

^c UNIVERSITY OF PITTSBURGH   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; ENERGY EFFICIENCY; MOLLUSCS; SHELLFISH; SOFTWARE ARCHITECTURE; WAREHOUSES; WEB SERVICES; WEBSITES;

CONTROL MECHANISM; CRITICAL CHALLENGES; ENERGY REDUCTION; HETEROGENEOUS MULTI-CORES; HETEROGENEOUS MULTICORE ARCHITECTURES; PROCESSING RESOURCES; QOS REQUIREMENTS; SOFTWARE STACKS;

QUALITY OF SERVICE;

EID: 84934283982     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2015.7056037     Document Type: Conference Paper

References (61)

1. B. Aksanli, J. Venkatesh, L. Zhang, and T. Rosing, "Utilizing green energy prediction to schedule mixed batch and service jobs in data centers," ACM SIGOPS Operating Systems Review, vol. 45, no. 3, pp. 53-57, 2012.
2. D. G. Andersen, J. Franklin, M. Kaminsky, A. Phanishayee, L. Tan, and V. Vasudevan, "FAWN: a fast array of wimpy nodes," Commun. ACM, vol. 54, no. 7, pp. 101-109, Jul. 2011.
3. L. A. Barroso, J. Dean, and U. Holzle, "Web-search for a planet: The google cluster architecture," Micro, IEEE, vol. 23, no. 2, pp. 22-28, 2003.
4. L. A. Barroso and U. Hölzle, "The case for energy-proportional computing," Computer, vol. 40, no. 12, pp. 33-37, Dec. 2007.
5. L. A. Barroso and U. Hölzle, "The datacenter as a computer: An introduction to the design of warehouse-scale machines," Synthesis Lectures on Computer Architecture, vol. 4, no. 1, pp. 1-108, 2009.
6. L. A. Barroso and P. Ranganathan, "Guest editors' introduction: Datacenter-scale computing," Micro, IEEE, vol. 30, no. 4, pp. 6-7, 2010.
7. N. Chitlur, G. Srinivasa, S. Hahn, P. K. Gupta, D. Reddy, D. Koufaty, P. Brett, A. Prabhakaran, L. Zhao, N. Ijih, S. Subhaschandra, S. Grover, X. Jiang, and R. Iyer, "QuickIA: Exploring heterogeneous architectures on real prototypes," in HPCA '12.
8. J. Cong and B. Yuan, "Energy-efficient scheduling on heterogeneous multi-core architectures," in ISLPED '12.
9. J. Dean and L. A. Barroso, "The tail at scale," Commun. ACM, vol. 56, no. 2, pp. 74-80, Feb. 2013.
10. C. Delimitrou and C. Kozyrakis, "Paragon: QoS-Aware Scheduling for Heterogeneous Datacenters," in ASPLOS '13.
11. C. Delimitrou and C. Kozyrakis, "Quasar: Resource-Efficient and QoSAware Cluster Management," in ASPLOS'14.
12. Electronic Educational Devices, "Watts Up PRO," 2010.
13. H. Esmaeilzadeh, T. Cao, Y. Xi, S. M. Blackburn, and K. S. McKinley, "Looking back on the language and hardware revolutions: measured power, performance, and scaling," in ASPLOS '11.
14. X. Fan, W.-D. Weber, and L. A. Barroso, "Power provisioning for a warehouse-sized computer," in ISCA '07.
15. A. Fedorova, J. C. Saez, D. Shelepov, and M. Prieto, "Maximizing power efficiency with asymmetric multicore systems," Commun. ACM, vol. 52, December 2009.
16. M. Ferdman, A. Adileh, O. Kocberber, S. Volos, M. Alisafaee, D. Jevdjic, C. Kaynak, A. D. Popescu, A. Ailamaki, and B. Falsafi, "Clearing the clouds: a study of emerging scale-out workloads on modern hardware," in ASPLOS '12.
17. E. Frachtenberg, "Holistic datacenter design in the open compute project," Computer, vol. 45, no. 7, pp. 83-85, 2012.
18. G. F. Franklin, D. J. Powell, and A. Emami-Naeini, Feedback Control of Dynamic Systems, 4th ed. Upper Saddle River, NJ, USA: Prentice Hall PTR, 2001.
19. G. F. Franklin, M. L. Workman, and D. Powell, Digital Control of Dynamic Systems, 3rd ed. Boston, MA, USA: Addison-Wesley Longman Publishing Co., Inc., 1997.
20. I. Goiri, W. Katsak, K. Le, T. D. Nguyen, and R. Bianchini, "Parasol and greenswitch: managing datacenters powered by renewable energy," in ASPLOS '13.
21. P. Greenhalgh, "Big. LITTLE processing with ARM CortexTM-A15 and Cortex-A7," White Paper, ARM, 2011.
22. M. Guevara, B. Lubin, and B. C. Lee, "Navigating heterogeneous processors with market mechanisms," in HPCA '13.
23. J. L. Hellerstein, Y. Diao, S. Parekh, and D. M. Tilbury, Feedback Control of Computing Systems. John Wiley & Sons, 2004.
24. U. Holzle, "Brawny cores still beat wimpy cores, most of the time," IEEE Micro, 2010.
25. T. Horvath, T. Abdelzaher, K. Skadron, and X. Liu, "Dynamic voltage scaling in multitier web servers with end-to-end delay control," IEEE Trans. Comput., vol. 56, no. 4, pp. 444-458, Apr. 2007.
26. V. Janapa Reddi, B. C. Lee, T. Chilimbi, and K. Vaid, "Web search using mobile cores: quantifying and mitigating the price of efficiency," in ISCA '10.
27. P. Kongetira, K. Aingaran, and K. Olukotun, "Niagara: A 32-Way Multithreaded Sparc Processor," IEEE Micro, vol. 25, no. 2, pp. 21-29, Mar. 2005.
28. D. Koufaty, D. Reddy, and S. Hahn, "Bias scheduling in heterogeneous multi-core architectures," in EuroSys '10.
29. C. Kozyrakis, A. Kansal, S. Sankar, and K. Vaid, "Server engineering insights for large-scale online services," IEEE Micro, vol. 30, no. 4, pp. 8-19, Jul. 2010.
30. R. Kumar, K. I. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen, "Single-isa heterogeneous multi-core architectures: The potential for processor power reduction," in MICRO '03.
31. M. Laurenzano, Y. Zhang, L. Tang, and J. Mars, "Protean code: Achieving near-free online code transformations for warehouse scale computers," in Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), ser. MICRO-47. New York, NY, USA: ACM, 2014.
32. K. Le, R. Bianchini, T. D. Nguyen, O. Bilgir, and M. Martonosi, "Capping the brown energy consumption of internet services at low cost," in International Green Computing Conference, 2010, pp. 3-14.
33. J. Leverich, M. Monchiero, V. Talwar, P. Ranganathan, and C. Kozyrakis, "Power management of datacenter workloads using per-core power gating," IEEE Comput. Archit. Lett., vol. 8, no. 2, pp. 48-51, Jul. 2009.
34. S. Li, K. Lim, P. Faraboschi, J. Chang, P. Ranganathan, and N. P. Jouppi, "System-level integrated server architectures for scale-out datacenters," in MICRO '11.
35. T. Li, P. Brett, R. C. Knauerhase, D. A. Koufaty, D. Reddy, and S. Hahn, "Operating system support for overlapping-isa heterogeneous multi-core architectures," in HPCA '10.
36. K. Lim, D. Meisner, A. G. Saidi, and T. F. Wenisch, "Thin servers with smart pipes: Designing soc accelerators for memcached. "
37. D. Lo, L. Cheng, R. Govindaraju, L. A. Barroso, and C. Kozyrakis, "Towards energy proportionality for large-scale latency-critical workloads," in ISCA '14.
38. P. Lotfi-Kamran, B. Grot, M. Ferdman, S. Volos, O. Kocberber, J. Picorel, A. Adileh, D. Jevdjic, S. Idgunji, E. Ozer, and B. Falsafi, "Scaleout processors," SIGARCH Comput. Archit. News, vol. 40, no. 3, pp. 500-511, Jun. 2012.
39. C. Lu, Y. Lu, T. F. Abdelzaher, J. A. Stankovic, and S. H. Son, "Feedback control architecture and design methodology for service delay guarantees in web servers," IEEE Trans. Parallel Distrib. Syst., vol. 17, no. 9, pp. 1014-1027, Sep. 2006.
40. N. Madan, A. Buyuktosunoglu, P. Bose, and M. Annavaram, "A case for guarded power gating for multicore processors," in HPCA '11.
41. K. T. Malladi, B. C. Lee, F. A. Nothaft, C. Kozyrakis, K. Periyathambi, and M. Horowitz, "Towards energy-proportional datacenter memory with mobile dram," in ISCA '12.
42. J. Mars, L. Tang, and R. Hundt, "Whare-map: Heterogeneity in "homogeneous" warehouse-scale computers," in ISCA '13.
43. J. Mars, L. Tang, and R. Hundt, "Heterogeneity in "homogeneous" warehouse-scale computers: A performance opportunity," Computer Architecture Letters, vol. 10, no. 2, pp. 29-32, 2011.
44. J. Mars, L. Tang, R. Hundt, K. Skadron, and M. L. Soffa, "Bubble-up: Increasing utilization in modern warehouse scale computers via sensible co-locations," in Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), ser. MICRO-44. New York, NY, USA: ACM, 2011, pp. 248-259. [Online]. Available: http://doi. acm. org/10. 1145/2155620. 2155650
45. J. Mars, L. Tang, K. Skadron, M. L. Soffa, and R. Hundt, "Increasing utilization in modern warehouse-scale computers using bubble-up," IEEE Micro, vol. 32, no. 3, pp. 88-99, May 2012. [Online]. Available: http://dx. doi. org/10. 1109/MM. 2012. 22
46. D. Meisner, C. M. Sadler, L. A. Barroso, W.-D. Weber, and T. F. Wenisch, "Power management of online data-intensive services," in ISCA '11.
47. A. K. Mishra, J. L. Hellerstein, W. Cirne, and C. R. Das, "Towards characterizing cloud backend workloads: insights from google compute clusters," SIGMETRICS '10.
48. P. Ranganathan, "Recipe for efficiency: principles of power-aware computing," Communications of the ACM, vol. 53, no. 4, pp. 60-67, 2010.
49. V. J. Reddi, B. C. Lee, T. Chilimbi, and K. Vaid, "Mobile processors for energy-efficient web search," ACM Trans. Comput. Syst., vol. 29, no. 3, pp. 9:1-9:39, Aug. 2011.
50. G. Ren, E. Tune, T. Moseley, Y. Shi, S. Rus, and R. Hundt, "Googlewide profiling: A continuous profiling infrastructure for datacenters," Micro, IEEE, vol. 30, no. 4, pp. 65-79, 2010.
51. S. Rivoire, P. Ranganathan, and C. Kozyrakis, "A comparison of highlevel full-system power models," in HotPower '08.
52. J. C. Saez, A. Fedorova, D. Koufaty, and M. Prieto, "Leveraging Core Specialization via OS Scheduling to Improve Performance on Asymmetric Multicore Systems," ACM Trans. Comput. Syst., vol. 30, no. 2, pp. 6:1-6:38, Apr. 2012.
53. M. Schwarzkopf, A. Konwinski, M. Abd-El-Malek, and J. Wilkes, "Omega: flexible, scalable schedulers for large compute clusters," in EuroSys'13.
54. L. Tang, J. Mars, W. Wang, T. Dey, and M. L. Soffa, "Reqos: Reactive static/dynamic compilation for qos in warehouse scale computers," in Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), ser. ASPLOS '13. New York, NY, USA: ACM, 2013, pp. 89-100. . Available: http://doi. acm. org/10. 1145/2451116. 2451126
55. L. Tang, J. Mars, X. Zhang, R. Hagmann, R. Hundt, and E. Tune, "Optimizing google's warehouse scale computers: The numa experience," in Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), ser. HPCA '13. Washington, DC, USA: IEEE Computer Society, 2013, pp. 188-197. [Online]. Available: http://dx. doi. org/10. 1109/HPCA. 2013. 6522318
56. J. Treibig, G. Hager, and G. Wellein, "Likwid: A lightweight performance-oriented tool suite for x86 multicore environments," in ICPPW '10.
57. K. Van Craeynest, A. Jaleel, L. Eeckhout, P. Narvaez, and J. Emer, "Scheduling heterogeneous multi-cores through Performance Impact Estimation (PIE)," in ISCA '12.
58. D. Wong and M. Annavaram, "Knightshift: Scaling the energy proportionality wall through server-level heterogeneity," in MICRO '12.
59. H. Yang, A. Breslow, J. Mars, and L. Tang, "Bubble-flux: Precise online qos management for increased utilization in warehouse scale computers," in Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA), ser. ISCA '13. New York, NY, USA: ACM, 2013, pp. 607-618. [Online]. Available: http://doi. acm. org/10. 1145/2485922. 2485974
60. Y. Zhai, X. Zhang, S. Eranian, L. Tang, and J. Mars, "Happy: Hyperthread-aware power profiling dynamically," in USENIX ATC '14.
61. Y. Zhang, M. Laurenzano, J. Mars, and L. Tang, "Smite: Precise qos prediction on real system smt processors to improve utilization in warehouse scale computers," in Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), ser. MICRO-47. New York, NY, USA: ACM, 2014.