Looking back on the language and hardware revolutions: Measured power, performance, and scaling

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2011, Pages 319-332

  Esmaeilzadeh, Hadi ^a   Cao, Ting ^b   Yang, Xi ^b   Blackburn, Stephen M ^b   McKinley, Kathryn S ^c  

^a UNIVERSITY OF WASHINGTON   (United States)

^b AUSTRALIAN NATIONAL UNIVERSITY   (Australia)

^c UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

Experimentation; Languages; Measurement; Performance; Power

Indexed keywords

CHIP MULTIPROCESSOR; CHIP POWER; ENERGY EFFICIENT; ENERGY RESPONSE; EXPERIMENTATION; HARDWARE AND SOFTWARE; LANGUAGES; MICRO ARCHITECTURES; NATIVE LANGUAGE; ON CHIPS; OPTIMIZING ENERGY; PARALLEL BENCHMARKS; PERFORMANCE; POWER; POWER MEASUREMENT; POWER METERS; PROCESS TECHNOLOGIES; QUANTITATIVE DATA; RIGOROUS METHODOLOGIES; RUNTIMES; SIMULTANEOUS MULTI-THREADING; SINGLE-THREADED; SOFTWARE DEVELOPER; SPECIFIC POWER; UNIPROCESSORS;

BENCHMARKING; HARDWARE; MULTIPROCESSING SYSTEMS; PROGRAM PROCESSORS;

MULTITASKING;

EID: 79953089160     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1950365.1950402     Document Type: Conference Paper

References (34)

1. O. Azizi, A. Mahesri, B. C. Lee, S. J. Patel, and M. Horowitz. Energyperformance tradeoffs in processor architecture and circuit design: A marginal cost analysis. In ACM/IEEE International Symposium on Computer Architecture, pages 26-36, 2010.
2. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC benchmark suite: Characterization and architectural implications. Technical Report TR-811-08, Princeton University, January 2008.
3. W. L. Bircher and L. K. John. Analysis of dynamic power management on multi-core processors. In ACM International Conference on Supercomputing, pages 327-338, Island of Kos, Greece, 2008.
4. S. M. Blackburn, R. Garner, C. Hoffman, A. M. Khan, K. S. McKinley, R. Bentzur, A. Diwan, D. Feinberg, D. Frampton, S. Z. Guyer, M. Hirzel, A. Hosking, M. Jump, H. Lee, J. E. B. Moss, A. Phansalkar, D. Stefanović, T. VanDrunen, D. von Dincklage, and B. Wiedermann. The DaCapo benchmarks: Java benchmarking development and analysis. In ACM SIGPLAN Conference on Object-Oriented Programing, Systems, Languages, and Applications, pages 169-190, Oct. 2006.
5. S. M. Blackburn, K. S. McKinley, R. Garner, C. Hoffman, A. M. Khan, R. Bentzur, A. Diwan, D. Feinberg, D. Frampton, S. Z. Guyer, M. Hirzel, A. Hosking, M. Jump, H. Lee, J. E. B. Moss, A. Phansalkar, D. Stefanović, T. VanDrunen, D. von Dincklage, and B. Wiedermann. Wake up and smell the coffee: Evaluation methodologies for the 21st century. Communications of the ACM, 51(8):83-89, Aug. 2008.
6. M. Bohr. A 30 year retrospective on Dennard's MOSFET scaling paper. IEEE SSCS Newsletter, pages 11-13, Winter 2007.
7. K. Chakraborty. Over-provisioned Multicore Systems. PhD thesis, University of Wisconsin-Madison, 2008.
8. J. Charles, P. Jassi, N. S. Ananth, A. Sadat, and A. Fedorova. Evaluation of the Intel!R CoreTM i7 Turbo Boost feature. In IEEE International Symposium on Workload Characterization, pages 188-197, 2009.
9. J. S. Emer and D. W. Clark. A characterization of processor performance in the VAX-11/780. In ACM/IEEE International Symposium on Computer Architecture, pages 301-310, 1984.
10. J. S. Emer and D. W. Clark. Retrospective: A characterization of processor performance in the VAX-11/780. ACM 25 Years ISCA: Retrospectives and Reprints 1998, pages 274-283, 1998.
11. H. Esmaeilzadeh, S. M. Blackburn, X. Yang, and K. S. McKinley. Power and performance of native and Java benchmarks on 130nm to 32nm process technologies. In Sixth Annual Workshop on Modeling, Benchmarking, and Simulation, June 2010.
12. H. Esmaeilzadeh, T. Cao, X. Yang, S. M. Blackburn, and K. S. McKinley. Source materials in ACM Digital Library for: Looking back on the language and hardware revolutions: Measured power, performance, and scaling. In International Conference on Architectural Support for Programming Languages and Operating Systems, Mar. 2011.
13. X. Fan, W.-D. Weber, and L. A. Barroso. Power provisioning for a warehouse-sized computer. In ACM/IEEE International Symposium on Computer Architecture, pages 13-23, San Diego, CA, 2007. (Pubitemid 47582087)
14. A. Georges, D. Buytaert, and L. Eeckhout. Statistically rigorous Java performance evaluation. In ACM Conference on Object-Oriented Programming Systems, Languages, and Applications, pages 57-76, 2007.
15. J. Ha, M. Gustafsson, S. M. Blackburn, and K. S. McKinley. Microarchitectural Characterization of Production JVMs and Java Workloads. In IBM CAS Workshop, Feb. 2008.
16. M. Hempstead, G.-Y. Wei, and D. Brooks. Navigo: An early-stage model to study power-contrained architectures and specialization. In Workshop on Modeling, Benchmarking, and Simulations, June 2009.
17. M. Horowitz, E. Alon, D. Patil, S. Naffziger, R. Kumar, and K. Bernstein. Scaling, power, and the future of CMOS. In Proceedings of International Electron Devices Meeting, pages 7-15, December 2005.
18. Intel Corporation. Intel Hyper-Threading Technology, 2011. URL http://www.intel.com/technology/platform-technology/hyper-threading.
19. Intel Corporation. Intel Turbo Boost Technology in Intel Core Microarchitecture (Nehalem) Based Processors. White Paper, Nov. 2008.
20. C. Isci and M. Martonosi. Runtime power monitoring in high-end processors: Methodology and empirical data. In IEEE International Symposium on Microarchitecture, pages 93-104, December 2003.
21. ITRSWorking Group. International technology roadmap for semiconductors, 2011. URL http://www.itrs.net.
22. E. Le Sueur and G. Heiser. Dynamic voltage and frequency scaling: The laws of diminishing returns. In Workshop on Power Aware Computing and Systems, Vancouver, Canada, Oct. 2010.
23. S. H. Li. Linux kernel bug 5471, 2011. URL https://bugzilla.kernel.org/ show-bug.cgi?id=5471.
24. Y. Li, B. Lee, D. Brooks, Z. Hu, and K. Skadron. CMP design space exploration subject to physical contraints. In International Symposium on High Performance Computer Architecture, pages 17-28, Feb 2006.
25. Nanoscale Integration and Modeling (NIMO) Group. Predictive technology model, 2011. URL http://ptm.asu.edu.
26. V. Pallipadi and A. Starikovskiy. The ondemand governor: Past, present and future. In Proceedings of Linux Symposium, volume 2, pages 223-238, July 2006.
27. Y. Patt. Future microprocessors: Multi-core, mega-nonsense, and what we must do differently moving forward. Distinguished Lecture at UIUC, (April 2010), 2011. URL http://www.parallel.illinois.edu/presentations/2010-04-30-Patt- Slides.pdf.
28. R. Sasanka, S. V. Adve, Y.-K. Chen, and E. Debes. The energy efficiency of CMP vs. SMT for multimedia workloads. In ACM International Conference on Supercomputing, pages 196-206, Malo, France, 2004.
29. R. Singhal. Inside Intel next generation Nehalem microarchitecture. Intel Developer Forum (IDF) presentation (August 2008), 2011. URL http://software.intel.com/file/18976.
30. Standard Performance Evaluation Corp. SPEC Benchmarks, 2010. URL http://www.spec.org.
31. Standard Performance Evaluation Corporation. SPEC CPU2006 benchmark descriptions. ACM SIGARCH Newsletter, Computer Architecture News, 34(4), September 2006.
32. The DaCapo Research Group. The DaCapo Benchmarks, beta-2006-08, 2006. URL http://www.dacapobench.org.
33. TIOBE Software. TIOBE Programming Community Index for January 2011, 2011. URL http://www.tiobe.com.
34. D. M. Tullsen, S. J. Eggers, and H. M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In ACM/IEEE International Symposium on Computer Architecture, pages 392-403, Santa Margherita Ligure, Italy, June 1995.