Ultra-Small, High-Frequency, and Substrate-Immune Microtube Inductors Transformed from 2D to 3D

Scientific Reports

Volumn 5, Issue , 2015, Pages

  Yu, Xin ^a   Huang, Wen ^a   Li, Moyang ^a   Comberiate, Thomas M ^a   Gong, Songbin ^a   Schutt Aine, Jose E ^a   Li, Xiuling ^a,b  

^a United States of America   (United States)

^b International Institute for Carbon Neutral Energy Research (I2CNER)   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84929118820     PISSN: None     EISSN: 20452322     Source Type: Journal    
DOI: 10.1038/srep09661     Document Type: Article

References (27)

1. Park, M., Lee, S., Kim, C. S., Yu,H. K. & Nam, K. S. The detailed analysis of high Q CMOS-compatible microwave spiral inductors in silicon technology. IEEE T. Electron Dev. 45, 1953-1959 (1998).
2. Yue, C. P. &Wong, S. S. Physical modeling of spiral inductors on silicon. IEEE T. Electron Dev. 47, 560-568 (2000).
3. Jiang, H., Wang, Y., Yeh, J. L. & Tien, N. C. On-chip spiral inductors suspended over deep copper-lined cavities. IEEE T. Microw. Theroy 48, 2415-2423 (2000).
4. Zou, J. et al. Development of three-dimensional inductors using plastic deformation magnetic assembly (PDMA). IEEE T. Microw. Theroy 51, 1067-1075 (2003).
5. Yoon, J. B., Choi, Y. S., Kim, B. I., Eo, Y. & Yoon, E. CMOS-compatible surfacemicromachined suspended-spiral inductors for multi-GHz silicon RF ICs. IEEE Electr. Device L. 23, 591-593 (2002).
6. Nam, C. M. & Kwon, Y. S. High-performance planar inductor on thick oxidized porous silicon (OPS) substrate. IEEE Microw. Guided W. 7, 236-238 (1997).
7. Kim, H. S., Zheng, D., Becker, A. & Xie, Y. H. Spiral inductors on Si p/p/sup1/substrates with resonant frequency of 20 GHz. IEEE Electr. Device L. 22, 275-277 (2001).
8. Tang, C. C., Wu, C. H. & Liu, S. I. Miniature 3-D inductors in standard CMOS process. IEEE J. Solid-St. Circ. 37, 471-480 (2002).
9. Park, P., Kim, C. S., Park, M. Y., Kim, S. D. & Yu, H. K. Variable inductance multilayer inductor with MOSFET switch control. IEEE Electr. Device L. 25, 144-146 (2004).
10. Yin, W. Y. et al. Vertical topologies of miniature multispiral stacked inductors. IEEE T. Microw. Theroy 56, 475-486 (2008).
11. Prinz, V. Y. et al. Free-standing and overgrown InGaAs/GaAs nanotubes, nanohelices and their arrays. Physica E. 6, 828-831 (2000).
12. Schmidt, O. G. & Eberl, K. Nanotechnology: Thin solid films roll up into nanotubes. Nature 410, 168-168 (2001).
13. Mi, Z. & Bianucci, P. When self-organized In(Ga)As/GaAs quantum dot heterostructures roll up: Emerging devices and applications. Curr. Opin. Solid. St. M. 16, 52-58 (2012).
14. Li, X. Strain induced semiconductor nanotubes: from formation process to device applications. J. Phys. D Appl. Phys. 41, 193001 (2008).
15. Li, X. Self-rolled-up microtube ring resonators: a review of geometrical and resonant properties. Adv. Opt. Photonics 3, 366-387 (2011).
16. Chun, I. S., Challa, A., Derickson, B., Hsia, K. J. & Li, X. Geometry effect on the strain-induced self-rolling of semiconductor membranes. Nano Lett. 10, 3927-3932 (2010).
17. Mei, Y. et al. Versatile approach for integrative and functionalized tubes by strain engineering of nanomembranes on polymers. Adv. Mater. 20, 4085-4090 (2008).
18. Rottler, A. et al. Rolled-up nanotechnology for the fabrication of threedimensional fishnet-type GaAs-metal metamaterials with negative refractive index at near-infrared frequencies. Appl. Phys. Lett. 100, 151104 (2012).
19. Pizzi, M., Koniachkine, V., Nieri, M., Sinesi, S. & Perlo, P. Electrostatically driven film light modulators for display applications. Microsyst. Technol. 10, 17-21 (2003).
20. Huang, M. et al. Nanomechanical Architecture of Strained Bilayer Thin Films: From Design Principles to Experimental Fabrication. Adv. Mater. 17, 2860-2864 (2005).
21. Deneke, C.,Müller, C., Jin-Phillipp,N. Y. & Schmidt, O. G. Diameter scalability of rolled-up In(Ga)As/GaAs nanotubes. Semicond. Sci. Tech. 17, 1278 (2002).
22. Vaccaro, P. O., Kubota, K. & Aida, T. Strain-driven self-positioning of micromachined structures. Appl. Phys. Lett. 78, 2852-2854 (2001).
23. Froeter, P. et al. 3D hierarchical architectures based on self-rolled-up silicon nitride membranes. Nanotechnology 24, 475301 (2013).
24. Burghartz, J. N. & Rejaei, B. On the design of RF spiral inductors on silicon. IEEE T. Electron Dev. 50, 718-729 (2003).
25. Huang, W. et al. On-Chip Inductors with Self-Rolled-Up SiNx Nanomembrane Tubes: A Novel Design Platform for Extreme Miniaturization. Nano Lett. 12, 6283-6288 (2012).
26. Burghartz, J. N. et al. Monolithic Spiral Inductors Fabricated Using a VLSI Cu-Damascene Interconnect Technology and Low-Loss Substrates. Int. El. Devices Meet. 99-102. San Francisco, CA, USA. IEEE. DOI:10.1109/IEDM.1996.553131 (1996).
27. Jan, C. H. et al. RF CMOS technology scaling in High-k/metal gate era for RF SoC (system-on-chip) applications. Int. El. Devices Meet. 27.2.1-27.2.4. San Francisco, CA, USA. IEEE. DOI:10.1109/IEDM.2010.5703431 (2010).