Response time analysis of COTS-based multicores considering the contention on the shared memory bus

Proc. 10th IEEE Int. Conf. on Trust, Security and Privacy in Computing and Communications, TrustCom 2011, 8th IEEE Int. Conf. on Embedded Software and Systems, ICESS 2011, 6th Int. Conf. on FCST 2011

Volumn , Issue , 2011, Pages 1068-1075

  Dasari, Dakshina ^a   Andersson, Björn ^a,b   Nelis, Vincent ^a   Petters, Stefan M ^a   Easwaran, Arvind ^a   Lee, Jinkyu ^c  

^a POLYTECHNIC INSTITUTE OF PORTO   (Portugal)

^b CARNEGIE MELLON UNIVERSITY   (United States)

^c Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

bus contention; multicores; real time systems

Indexed keywords

ALTERNATIVE METHODS; BUS ARBITRATION; CACHE MISS; COTS-BASED SYSTEMS; INDUSTRY TRENDS; MAIN MEMORY; MEMORY ACCESS PATTERNS; MULTI-CORES; PERFORMANCE MONITORING; REAL-TIME EMBEDDED SYSTEMS; RESPONSE-TIME ANALYSIS; SHARED BUS; SHARED CHANNEL; SHARED MEMORIES; WORST CASE RESPONSE TIME;

EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; RESPONSE TIME (COMPUTER SYSTEMS); STATIC ANALYSIS;

REAL TIME SYSTEMS;

EID: 84862958680     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/TrustCom.2011.146     Document Type: Conference Paper

References (17)

1. J. Rosén, A. Andrei, P. Eles, and Z. Peng, "Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip," in Proceedings of the Real-Time Systems Symposium, 2007, pp. 49-60.
2. A. Schranzhofer, J.-J. Chen, and L. Thiele, "Timing analysis for TDMA arbitration in resource sharing systems," in Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium, 2010, pp. 215-224.
3. A. Schranzhofer, R. Pellizzoni, J.-J. Chen, L. Thiele, and M. Caccamo, "Timing analysis for resource access interference on adaptive resource arbiters," in Real-Time and Embedded Technology and Applications Symposium, 2011.
4. S. Chattopadhyay, A. Roychoudhury, and T. Mitra, "Modeling shared cache and bus in multi-cores for timing analysis," in Proceedings of the 13th International Workshop on Software & Compilers for Embedded Systems, 2010, pp. 6:1-6:10.
5. T. Kelter, H. Falk, P. Marwedel, S. Chattopadhyay, and A. Roychoudhury, "Bus-Aware Multicore WCET Analysis through TDMA Offset Bounds," in ECRTS '11: Proceedings of the 2011 Euromicro Conference on Real-Time Systems, 2011.
6. M. Lv, W. Yi, N. Guan, and G. Yu, "Combining abstract interpretation with model checking for timing analysis of multicore software," in Proceedings of the 2010 31st IEEE Real-Time Systems Symposium, ser. RTSS '10, 2010, pp. 339-349.
7. R. Pellizzoni, A. Schranzhofer, J.-J. Chen, M. Caccamo, and L. Thiele, "Worst case delay analysis for memory interference in multicore systems," in Proceedings of the Conference on Design, Automation and Test in Europe, 2010, pp. 741-746.
8. S. Schliecker, M. Negrean, and R. Ernst, "Bounding the shared resource load for the performance analysis of multiprocessor systems,"in Proceedings of the Conference on Design, Automation and Test in Europe, 2010, pp. 759-764.
9. R. J. Bril, J. J. Lukkien, and W. F. Verhaegh, "Worst-case response time analysis of real-time tasks under fixed-priority scheduling with deferred preemption," Real-Time Systems, vol. 42, pp. 63-119, August 2009.
10. K. Tindell, A. Burns, and A. Wellings, "Calculating controller area network (can) message response times," Control Engineering Practice, vol. 3, no. 8, pp. 1163-1169, 1995.
11. K. W. Tindell, A. Burns, and A. J. Wellings, "An extendible approach for analyzing fixed priority hard real-time tasks," Real- Time Systems, vol. 6, pp. 133-151, March 1994.
12. S. Schliecker and R. Ernst, "Real-time performance analysis of multiprocessor systems with shared memory," ACM Transactions in Embedded Computing Systems, vol. 10, pp. 22:1-22:27, 2011.
13. R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing, D. Whalley, G. Bernat, C. Ferdinand, R. Heckmann, T. Mitra, F. Mueller, I. Puaut, P. Puschner, J. Staschulat, and P. Stenström, "The worst-case execution-time problem - overview of methods and survey of tools," ACM Trans. Embed. Comput. Syst., vol. 7, pp. 36:1-36:53, 2008.
14. VxWorks, Applications Programmers Guide, 6.8.
15. B. Sprunt, "The basics of performance-monitoring hardware,"IEEE Micro, vol. 22, pp. 64-71, 2002.
16. Intel 64 and IA-32 Architecture Software Developers Manual Volume 3B: System Programming Guide, Part 2, Intel Corp.
17. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown, "Mibench: A free, commercially representative embedded benchmark suite," in Proceedings of the Workload Characterization, 2001, pp. 3-14.