A unified WCET analysis framework for multi-core platforms

Real-Time Technology and Applications - Proceedings

Volumn , Issue , 2012, Pages 99-108

  Chattopadhyay, Sudipta ^a   Kee, Chong Lee ^a   Roychoudhury, Abhik ^a   Kelter, Timon ^b   Marwedel, Peter ^b   Falk, Heiko ^c  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

^b TU DORTMUND UNIVERSITY   (Germany)

^c UNIVERSITY OF ULM   (Germany)

Author keywords

multi core; shared bus; shared cache; WCET analysis

Indexed keywords

BENCHMARK PROGRAMS; BRANCH PREDICTORS; MULTI CORE; MULTI-CORE PLATFORMS; MULTI-CORE PROCESSOR; MULTICORE ARCHITECTURES; SHARED BUS; SHARED CACHE; TIMING ANOMALIES; WCET ANALYSIS; WORST-CASE EXECUTION TIME ANALYSIS;

EMBEDDED SYSTEMS; PROGRAM PROCESSORS;

MULTICORE PROGRAMMING;

EID: 84862001438     PISSN: 10801812     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTAS.2012.26     Document Type: Conference Paper

References (18)

1. T. Lundqvist and P. Stenström. Timing anomalies in dynamically scheduled microprocessors. In Proceedings of the 20th IEEE Real-Time Systems Symposium, RTSS, 1999.
2. J. Yan and W. Zhang. WCET analysis for multi-core processors with shared L2 instruction caches. In RTAS, 2008.
3. Y. Li et. al. Timing analysis of concurrent programs running on shared cache multi-cores. In RTSS, 2009.
4. S. Chattopadhyay, A. Roychoudhury, and T. Mitra. Modeling shared cache and bus in multi core platforms for timing analysis. In SCOPES, 2010.
5. T. Kelter et. al. Bus aware multicore WCET analysis through TDMA offset bounds. In ECRTS, 2011.
6. M. Lv et. al. Combining abstract interpretation with model checking for timing analysis of multicore software. In RTSS, 2010.
7. X. Li et. al. Chronos: A timing analyzer for embedded software. Science of Computer Programming, 2007. http://www.comp.nus.edu.sg/~rpembed/chronos.
8. T. Austin, E. Larson, and D. Ernst. Simplescalar: An infrastructure for computer system modeling. Computer, 35(2), 2002.
9. WCET benchmarks. http://www.mrtc.mdh.se/projects/wcet/benchmarks.html.
10. Y-T. S. Li, S. Malik, and A. Wolfe. Performance estimation of embedded software with instruction cache modeling. ACM Trans. Des. Autom. Electron. Syst., 4(3), 1999.
11. H. Theiling, C. Ferdinand, and R. Wilhelm. Fast and precise WCET prediction by separated cache and path analyses. Real-Time Systems, 18(2/3), 2000.
12. X. Li, A. Roychoudhury, and T. Mitra. Modeling out-of-order processors for WCET analysis. Real-Time Systems, 34(3), 2006.
13. X. Li, T. Mitra, and A. Roychoudhury. Modeling control speculation for timing analysis. Real-Time Systems, 29(1), 2005.
14. D. Hardy, T. Piquet, and I. Puaut. Using bypass to tighten WCET estimates for multi-core processors with shared instruction caches. In RTSS, 2009.
15. J. Rosen et. al. Bus access optimization for predictable implementation of realtime applications on multiprocessor systems-on-chip. In RTSS, 2007.
16. M. Paolieri et. al. Hardware support for WCET analysis of hard real-time multicore systems. In ISCA, 2009.
17. R. Pellizzoni et. al. A predictable execution model for COTS-based embedded systems. In RTAS, 2011.
18. S. Chattopadhyay et. al. A unified WCET analysis framework for multi-core platforms. http://www.comp.nus.edu.sg/~rpembed/chronos/publication/chronos- multi-core.pdf.