-
1
-
-
48649090481
-
Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip
-
A. Andrei, P. Eles, J. Rosén, and Z. Peng. Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip. In submitted, 2007.
-
(2007)
submitted
-
-
Andrei, A.1
Eles, P.2
Rosén, J.3
Peng, Z.4
-
2
-
-
48649107565
-
Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip
-
Tech. Rep, Linkoping Univ
-
A. Andrei, P. Eles, J. Rosén, and Z. Peng. Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip. In Tech. Rep., Linkoping Univ., 2007.
-
(2007)
-
-
Andrei, A.1
Eles, P.2
Rosén, J.3
Peng, Z.4
-
3
-
-
34047117937
-
Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip
-
D. Bertozzi, A. Guerri, M. Milano, F. Poletti, and M. Ruggiero. Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip. In DATE, pages 3-8, 2006.
-
(2006)
DATE
, pp. 3-8
-
-
Bertozzi, D.1
Guerri, A.2
Milano, M.3
Poletti, F.4
Ruggiero, M.5
-
4
-
-
27344456043
-
AEthereal Network on Chip: Concepts, Architectures, and Implementations
-
K. Goossens, J. Dielissen, and A. Radulescu. AEthereal Network on Chip: Concepts, Architectures, and Implementations. IEEE Design &Test of Computers, 2/3:115-127, 2005.
-
(2005)
IEEE Design &Test of Computers
, vol.2-3
, pp. 115-127
-
-
Goossens, K.1
Dielissen, J.2
Radulescu, A.3
-
5
-
-
6944231166
-
The influence of processor architecture on the design and the results of WCET tools
-
R. Heckmann, M. Langenbach, S. Thesing, and R. Wilhelm. The influence of processor architecture on the design and the results of WCET tools. Proceedings of the IEEE, 91(7):1038-1054, 2003.
-
(2003)
Proceedings of the IEEE
, vol.91
, Issue.7
, pp. 1038-1054
-
-
Heckmann, R.1
Langenbach, M.2
Thesing, S.3
Wilhelm, R.4
-
6
-
-
0015482117
-
Optimal Scheduling for two processor systems
-
E.G. Coffman Jr and R.L. Graham. Optimal Scheduling for two processor systems. Acta Inform., 1:200-213, 1972.
-
(1972)
Acta Inform
, vol.1
, pp. 200-213
-
-
Coffman Jr, E.G.1
Graham, R.L.2
-
7
-
-
34547224257
-
A multiprocessor systems-on-chip for real-time biomedical monitoring and analysis: Architectural design space exploration
-
I. A. Khatib, D. Bertozzi, F. Poletti, L. Benini, and et.all. A multiprocessor systems-on-chip for real-time biomedical monitoring and analysis: Architectural design space exploration. In DAC, pages 125-131, 2006.
-
(2006)
DAC
, pp. 125-131
-
-
Khatib, I.A.1
Bertozzi, D.2
Poletti, F.3
Benini, L.4
and et.all5
-
9
-
-
0030414718
-
Cache modeling for real-time software: Beyond direct mapped instruction caches
-
Y.T.S. Li, S. Malik, and A. Wolfe. Cache modeling for real-time software: Beyond direct mapped instruction caches. In IEEE Real-Time Systems Symposium, pages 254-263, 1996.
-
(1996)
IEEE Real-Time Systems Symposium
, pp. 254-263
-
-
Li, Y.T.S.1
Malik, S.2
Wolfe, A.3
-
10
-
-
16244398693
-
Fast exploration of bus-based on-chip communication architectures
-
S. Pasricha, N. Dutt, and M. Ben-Romdhane. Fast exploration of bus-based on-chip communication architectures. In CODES+ISSS, pages 242-247, 2004.
-
(2004)
CODES+ISSS
, pp. 242-247
-
-
Pasricha, S.1
Dutt, N.2
Ben-Romdhane, M.3
-
11
-
-
33748432713
-
Analysis and Optimization of Distributed Real-Time Embedded Systems
-
P. Pop, P. Eles, Z. Peng, and T. Pop. Analysis and Optimization of Distributed Real-Time Embedded Systems. ACM Transactions on Design Automation of Electronic Systems, Vol. 11:593-625, 2006.
-
(2006)
ACM Transactions on Design Automation of Electronic Systems
, vol.11
, pp. 593-625
-
-
Pop, P.1
Eles, P.2
Peng, Z.3
Pop, T.4
-
12
-
-
0013225410
-
A Review of Worst-Case Execution-Time Analysis
-
P. Puschner and A. Burns. A Review of Worst-Case Execution-Time Analysis. Real-Time Systems, 2/3:115-127, 2000.
-
(2000)
Real-Time Systems
, vol.2-3
, pp. 115-127
-
-
Puschner, P.1
Burns, A.2
-
14
-
-
0036294704
-
Overview of bus-based system-on-chip interconnections
-
E. Salminen, V. Lahtinen, K. Kuusilinna, and T. Hamalainen. Overview of bus-based system-on-chip interconnections. In ISCAS, pages 372-375, 2002.
-
(2002)
ISCAS
, pp. 372-375
-
-
Salminen, E.1
Lahtinen, V.2
Kuusilinna, K.3
Hamalainen, T.4
-
15
-
-
34547181873
-
Integrated analysis of communicating tasks in mpsocs
-
S. Schliecker, M. Ivers, and R. Ernst. Integrated analysis of communicating tasks in mpsocs. In CODES+ISSS, pages 288-293, 2006.
-
(2006)
CODES+ISSS
, pp. 288-293
-
-
Schliecker, S.1
Ivers, M.2
Ernst, R.3
-
16
-
-
33947678283
-
Worst case timing analysis of input dependent data cache behavior
-
J. Staschulat and R. Ernst. Worst case timing analysis of input dependent data cache behavior. In ECRTS, 2006.
-
(2006)
ECRTS
-
-
Staschulat, J.1
Ernst, R.2
-
17
-
-
33749059169
-
Scheduling analysis of real-time systems with precise modeling of cache related preemption delay
-
J. Staschulat, S. Schliecker, and R. Ernst. Scheduling analysis of real-time systems with precise modeling of cache related preemption delay. In ECRTS, pages 41-48, 2005.
-
(2005)
ECRTS
, pp. 41-48
-
-
Staschulat, J.1
Schliecker, S.2
Ernst, R.3
-
18
-
-
0033750056
-
Fast and Precise WCET Prediction by Separated Cache and Path Analysis
-
H. Theiling, C. Ferdinand, and R. Wilhelm. Fast and Precise WCET Prediction by Separated Cache and Path Analysis. Real-Time Systems, 18(2/3):157-179, 2000.
-
(2000)
Real-Time Systems
, vol.18
, Issue.2-3
, pp. 157-179
-
-
Theiling, H.1
Ferdinand, C.2
Wilhelm, R.3
-
19
-
-
6944226720
-
Design for Timing Predictability
-
L. Thiele and R. Wilhelm. Design for Timing Predictability. Real-Time Systems, 28(2/3):157-177, 2004.
-
(2004)
Real-Time Systems
, vol.28
, Issue.2-3
, pp. 157-177
-
-
Thiele, L.1
Wilhelm, R.2
-
20
-
-
0036049704
-
Associative caches in formal software timing analysis
-
F. Wolf, J. Staschulat, and R. Ernst. Associative caches in formal software timing analysis. In DAC, pages 622-627, 2002.
-
(2002)
DAC
, pp. 622-627
-
-
Wolf, F.1
Staschulat, J.2
Ernst, R.3
|