CAWS: Criticality-aware warp scheduling for GPGPU workloads

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2014, Pages 175-186

  Lee, Shin Ying ^a   Wu, Carole Jean ^a  

^a Arizona State University   (United States)

Author keywords

gpgpu; gpu performance characterization; warp wavefront scheduling

Indexed keywords

CRITICALITY (NUCLEAR FISSION); PARALLEL ARCHITECTURES; PROGRAM PROCESSORS;

ANGULAR CORRELATIONS; BREADTH-FIRST-SEARCH; CHIP MULTIPROCESSOR; GPGPU; PERFORMANCE CHARACTERIZATION; SCHEDULING POLICIES; SUB-OPTIMAL PERFORMANCE; SYNCHRONIZATION PRIMITIVE;

SCHEDULING;

EID: 84907073162     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2628071.2628107     Document Type: Conference Paper

References (20)

1. A. Bakhoda, G. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt. Analyzing cuda workloads using a detailed gpu simulator. In Proc. of the 2009 International Symposium on Analysis of Systems and Software (ISPASS-2009), Apr 2009.
2. A. Bhattacharjee and M. Martonosi. Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors. In Proc. of the 36th International Symposium on Computer Architecture (ISCA-36), Jun 2009.
3. K. D. Bois, S. Eyerman, J. B. Sartor, and L. Eeckhout. Criticality stacks: Identifying critical threads in parallel programs using synchronization behavior. In Proc. of the 40th International Symposium on Computer Architecture (ISCA-40), Jun 2013.
4. S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S.-H. Lee, and K. Skadron. Rodinia: A benchmark suite for heterogeneous computing. In Proc. of the 2009 International Symposium on Workload Characterization (IISWC-2009), Oct 2009.
5. S. Che, J. W. Sheaffer, M. Boyer, L. G. Szafaryn, L. Wang, and K. Skadron. A characterization of the rodinia benchmark suite with comparison to contemporary cmp workloads. In Proc. of the 2010 International Symposium on Workload Characterization (IISWC-2010), Dec 2010.
6. E. Ebrahimi, R. Miftakhutdinov, C. Fallin, C. J. Lee, J. A. Joao, O. Mutlu, and Y. N. Patt. Parallel application memory scheduling. In Proceedings of the 44th International Symposium on Microarchitecture (MICRO-44), Dec 2011.
7. W. L. W. Fung and T. M. Aamodt. Thread block compaction for efficient simt control flow. In Proc. of the 17th International Symposium on High Performance Computer Architecture (HPCA-17), Feb 2011.
8. W. L. W. Fung, I. Sham, G. Yuan, and T. M. Aamodt. Dynamic warp formation and scheduling for efficient gpu control flow. In Proc. of the 37th International Symposium on Computer Architecture (ISCA-37), Jun 2010.
9. M. Gebhart, R. D. Johnson, D. Tarjan, S. W. Keckler, W. J. Dally, E. Lindoholm, and K. Skadron. Energy-efficient mechanisms for managing thread conteext in throughput processors. In Proc. of the 38th International Symposium on Computer Architecture (ISCA-38), Jun 2011.
10. W. Jia, K. A. Shaw, and M. Martonosi. MRPB: Memory request prioritization for massively parallel processors. In Proc. of the 20th International Symposium on High Performance Computer Architecture (HPCA-20), Feb 2014.
11. A. Jog, O. Kayiran, N. Chidambaram, A. K. Mishra, M. T. Kandemir, O. Mutlu, R. Iyer, and C. R. Das. Owl: Cooperative thread array aware scheduling techniques for improving gpgpu performance. In Proc. of the 18th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-13), Mar 2013.
12. A. Jog, O. Kayiran, A. K. Mishra, M. T. Kandemir, O. Mutlu, R. Iyer, and C. R. Das. Orchestrated scheduling and prefetching for gpgpus. In Proc. of the 40th International Symposium on Computer Architecture (ISCA-40), Jun 2013.
13. A. Kerr, G. Diamos, and S. Yalamanchili. A characterization and analysis of ptx kernels. In Proc. of the 2009 International Symposium on Workload Characterization (IISWC-2009), Oct 2009.
14. C. Lattner and V. Adve. Llvm: A compilation framework for lifelong program analysis &transformation. In Proc. of the 2004 International Symposium on Code Generation and Optimization (GCO-2004), Mar 2004.
15. J. Meng, D. Tarjan, and K. Skadron. Dynamic warp subdivision for integrated branch and memory divergence tolerance. In Proc. of the 37th International Symposium on Computer Architecture (ISCA-37), Jun 2010.
16. V. Narasiman, M. Shebanow, C. J. Lee, R. Miftakhutdinov, O. Mutlu, and Y. N. Patt. Improving gpu performance via large warps and two-level warp scheduling. In Proc. of the 44th International Symposium on Microarchitecture (MICRO-44), Dec 2011.
17. M. Rhu and M. Erez. The dual-path execution model for efficient gpu control ow. In Proc. of the 19th International Symposium on High Performance Computer Architecture (HPCA-19), Feb 2013.
18. T. G. Rogers, M. O'Connor, and T. M. AAmodt. Cache-conscious wavefront scheduling. In Proc. of the 45th International Symposium on Microarchitecture (MICRO-45), Dec 2012.
19. J. A. Stratton, C. Rodrigues, I.-J. Sung, N. Obeid, L.-W. Chang, N. Anssari, G. D. Liu, and W.-M. W. Hwu. The Parboil technique report, Mar 2012.
20. A. S. Vaidya, A. Shayesteh, D. H. Woo, R. Saharoy, and M. Azimi. Simd divergence optimization through intra-warp compaction. In Proc. of the 40th International Symposium on Computer Architecture (ISCA-40), Jun 2013.