A characterization and analysis of PTX kernels

Proceedings of the 2009 IEEE International Symposium on Workload Characterization, IISWC 2009

Volumn , Issue , 2009, Pages 3-12

  Kerr, Andrew ^a   Diamos, Gregory ^a   Yalamanchili, Sudhakar ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYSIS AND CHARACTERIZATION; APPLICATION DEVELOPMENT; BENCHMARK SUITES; COMPILER OPTIMIZATIONS; CONTROL FLOWS; COST-EFFECTIVE APPROACH; DATA FLOW; DATA PARALLEL; GENERAL PURPOSE; GPU PROGRAMS; LOW LEVEL; MACHINE MODELS; MICRO-ARCHITECTURE DESIGN; PROGRAMMING ENVIRONMENT; RECONVERGENCE; SOFTWARE TOOL; VIRTUAL MACHINES;

BENCHMARKING; COMPUTER GRAPHICS EQUIPMENT; PROGRAM COMPILERS; SOFTWARE ARCHITECTURE;

DATA FLOW ANALYSIS;

EID: 70649104826     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IISWC.2009.5306801     Document Type: Conference Paper

References (21)

1. NVIDIA, NVIDIA CUDA SDK 2.1, 2nd ed., NVIDIA Corporation, Santa Clara, California, October 2008.
2. K. O. W. Group, The OpenCL Specication, December 2008. [Online]. Available: http://www.khronos.org/registry/cl/specs/opencl-1.0.29.pdf.
3. A. Ghuloum, E. Sprangle, J. Fang, G. Wu, and X. Zhou, "Ct: A flexible parallel programming model for tera-scale architectures, " Intel Technology Journal, vol. 11, no. 4, October 2007.
4. NVIDIA, NVIDIA Compute PTX: Parallel Thread Execution, 1st ed., NVIDIA Corporation, Santa Clara, California, October 2008.
5. D. Schwartz, R. Judd, W. Harrod, and D. Manley, "VSIPL 1.3 api, " VSIPL Forum, Tech. Rep., 2008.
6. B. He, K. Yang, R. Fang, M. Lu, N. Govindaraju, Q. Luo, and P. Sander, "Relational joins on graphics processors, " in SIGMOD '08: Proceedings of the 2008 ACM SIGMOD international conference on Management of data. New York, NY, USA: ACM, 2008, pp. 511-524.
7. I. Buck, "Gpu computing with nvidia CUDA, " in SIGGRAPH '07: ACM SIGGRAPH 2007 courses. New York, NY, USA: ACM, 2007, p. 6.
8. M. Harris, S. Sengupta, and J. Owens, Parallel Prex Sum (Scan) in CUDA. Addison Wesley, 2007.
9. S. Collange, D. Defour, and D. Parello, "Barra, a modular functional gpu simulator for gpgpu, " Tech. Rep. hal-00359342, 2009.
10. A. Bakhoda, G. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt, "Analyzing CUDA workloads using a detailed GPU simulator, " in IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Boston, MA, USA, April 2009.
11. C. Lattner and V. Adve, "LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation, " in Proceedings of the 2004 Inter- national Symposium on Code Generation and Optimization (CGO'04), Palo Alto, California, Mar 2004.
12. J. Stratton, S. Stone, and W. mei Hwu, "Mcuda: An efficient implementation of CUDA kernels on multi-cores, " University of Illinois at Urbana-Champaign, Tech. Rep. IMPACT-08-01, March 2008. [Online]. Available: http://www.gigascale.org/pubs/1278.html.
13. G. Diamos, A. Kerr, and M. Kesavan, "Translating gpu binaries to tiered simd architectures with ocelot, " Tech. Rep. 0901, January 2009. [Online]. Availablehttp://www.cercs.gatech.edu/tech-reports/tr2009/abstracts/01. html.
14. G. Diamos, A. Kerr, and S. Yalamanchili, "Gpuocelot: A binary translation framework for PTX." June 2009, http://code.google.com/p/ gpuocelot/.
15. J. S. Sven Woop and P. Slusallek, "Rpu: A programmable ray processing unit for realtime ray tracing, " in Proceedings of ACM SIGGRAPH 2005, July 2005. [Online]. Available: http://www.saarcor.de/.
16. IMPACT, "The parboil benchmark suite, " 2007. [Online]. Available: http://www.crhc.uiuc.edu/IMPACT/parboil.php.
17. D. Campbell, "The high performance embedded computing software initiative: C++ and parallelism extensions to the vector, signal, and image processing library standard, " 2005, pp. 278-283.
18. A. Kerr, D. Campbell, and M. Richards, "GPU vsipl: High-performance vsipl implementation for GPUs, " in HPEC'08: High Performance Em- bedded Computing Workshop, Lexington, MA, USA, 2008.
19. W. W. L. Fung, I. Sham, G. Yuan, and T. M. Aamodt, "Dynamic warp formation and scheduling for efficient GPU control flow, " in MICRO '07: Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture. Washington, DC, USA: IEEE Computer Society, 2007, pp. 407-420.
20. NVIDIA, NVIDIA CUDA Compute Unied Device Architecture, 2nd ed., NVIDIA Corporation, Santa Clara, California, October 2008.
21. G. Contreras and M. Martonosi, "Characterizing and improving the performance of the intel threading building blocks runtime system, " in International Symposium on Workload Characterization (IISWC 2008), September 2008. [Online]. Available: http://www.gigascale.org/pubs/1350.html.