-
1
-
-
38849203001
-
Predator: A predictable SDRAM memory controller
-
B. Akesson et al. Predator: A predictable SDRAM memory controller. In CODES+ISSS, 2007.
-
(2007)
CODES+ISSS
-
-
Akesson, B.1
-
2
-
-
84903848201
-
Time-predictable execution of multithreaded applications on multicore systems
-
A. Alhammad and R. Pellizzoni. Time-predictable execution of multithreaded applications on multicore systems. In DATE, 2014.
-
(2014)
DATE
-
-
Alhammad, A.1
Pellizzoni, R.2
-
3
-
-
29144497944
-
Worst-case execution time estimation for hardware-assisted multithreaded processors
-
P. Crowley and J.-L. Baer. Worst-case execution time estimation for hardware-assisted multithreaded processors. In HPCA-9 Workshop on Network Processors, 2003.
-
(2003)
HPCA-9 Workshop on Network Processors
-
-
Crowley, P.1
Baer, J.-L.2
-
4
-
-
84870470347
-
An analysis of the impact of bus contention on the WCET in multicores
-
D. Dasari and V. Nelis. An analysis of the impact of bus contention on the WCET in multicores. In HPCC-ICESS, 2012.
-
(2012)
HPCC-ICESS
-
-
Dasari, D.1
Nelis, V.2
-
5
-
-
79960204163
-
A survey of hard real-time scheduling for multiprocessor systems
-
R. Davis and A. Burns. A survey of hard real-time scheduling for multiprocessor systems. ACM Comput. Surv., 43(4), 2011.
-
(2011)
ACM Comput. Surv
, vol.43
, Issue.4
-
-
Davis, R.1
Burns, A.2
-
6
-
-
80051997510
-
Towards WCET analysis of multicore architectures using UPPAAL
-
A. Gustavsson et al. Towards WCET analysis of multicore architectures using UPPAAL. In Workshop on WCET Analysis, 2010.
-
(2010)
Workshop on WCET Analysis
-
-
Gustavsson, A.1
-
7
-
-
84893313314
-
Toward static timing analysis of parallel software
-
A. Gustavsson et al. Toward static timing analysis of parallel software. In Workshop on WCET Analysis, 2012.
-
(2012)
Workshop on WCET Analysis
-
-
Gustavsson, A.1
-
8
-
-
60349104720
-
Compsoc: A template for composable and predictable multi-processor system on chips
-
A. Hansson et al. Compsoc: A template for composable and predictable multi-processor system on chips. TODAES, 2009.
-
(2009)
TODAES
-
-
Hansson, A.1
-
9
-
-
79957592861
-
Timing analysis for TDMA arbitration in resource sharing systems
-
A. Schranzhofer et al. Timing analysis for TDMA arbitration in resource sharing systems. In RTAS, 2010.
-
(2010)
RTAS
-
-
Schranzhofer, A.1
-
10
-
-
84905753274
-
Timing analysis for resource access interference on adaptive resource arbiters
-
A. Schranzhofer et al. Timing analysis for resource access interference on adaptive resource arbiters. In RTAS, 2011.
-
(2011)
RTAS
-
-
Schranzhofer, A.1
-
11
-
-
84894459157
-
Shared data caches conflicts reduction for wcet computation in multi-core architectures
-
B. Lesage et al. Shared data caches conflicts reduction for wcet computation in multi-core architectures. In RTNS, 2010.
-
(2010)
RTNS
-
-
Lesage, B.1
-
12
-
-
84928010519
-
Making shared caches more predictable on multicore platforms
-
B. Ward et al. Making shared caches more predictable on multicore platforms. In ECRTS, 2013.
-
(2013)
ECRTS
-
-
Ward, B.1
-
13
-
-
84885416097
-
Identifying the sources of unpredictability in COTS-based multicore systems
-
D. Dasari et al. Identifying the sources of unpredictability in COTS-based multicore systems. In SIES, 2013.
-
(2013)
SIES
-
-
Dasari, D.1
-
14
-
-
77649302111
-
Using bypass to tighten wcet estimates for multi-core processors with shared instruction caches
-
D. Hardy et al. Using bypass to tighten wcet estimates for multi-core processors with shared instruction caches. In RTSS, 2009.
-
(2009)
RTSS
-
-
Hardy, D.1
-
15
-
-
84968322649
-
Automatic wcet analysis of real-time parallel applications
-
H. Ozaktas et al. Automatic wcet analysis of real-time parallel applications. In Workshop on WCET Analysis, 2013.
-
(2013)
Workshop on WCET Analysis
-
-
Ozaktas, H.1
-
16
-
-
84903832984
-
Bus designs for time-probabilistic multicore processors
-
J. Jalle et al. Bus designs for time-probabilistic multicore processors. In DATE, 2014.
-
(2014)
DATE
-
-
Jalle, J.1
-
17
-
-
84869015039
-
Assessing the suitability of the NGMP multi-core processor in the space domain
-
M. Fernández et al. Assessing the suitability of the NGMP multi-core processor in the space domain. In EMSOFT, 2012.
-
(2012)
EMSOFT
-
-
Fernández, M.1
-
18
-
-
84863024647
-
Optimizing tunable WCET with shared resource allocation and arbitration in hard real-time multicore systems
-
M.-K. Yoon et al. Optimizing tunable WCET with shared resource allocation and arbitration in hard real-time multicore systems. RTSS, 2011.
-
(2011)
RTSS
-
-
Yoon, M.-K.1
-
19
-
-
79951799430
-
Combining abstract interpretation with model checking for timing analysis of multicore software
-
M. Lv et al. Combining abstract interpretation with model checking for timing analysis of multicore software. In RTSS 2010, 2010.
-
(2010)
RTSS 2010
-
-
Lv, M.1
-
20
-
-
84905753269
-
On-chip ring network designs for hard-real time systems
-
M. Panic et al. On-chip ring network designs for hard-real time systems. In RTNS, 2013.
-
(2013)
RTNS
-
-
Panic, M.1
-
21
-
-
77955678807
-
An analyzable memory controller for hard real-time CMPs
-
M. Paolieri et al. An Analyzable Memory Controller for Hard Real-Time CMPs . Embedded System Letters (ESL), 2009.
-
(2009)
Embedded System Letters (ESL)
-
-
Paolieri, M.1
-
22
-
-
70450235469
-
Hardware support forWCET analysis of hard real-time multicore systems
-
M. Paolieri et al. Hardware support forWCET analysis of hard real-time multicore systems. In ISCA, 2009.
-
(2009)
ISCA
-
-
Paolieri, M.1
-
23
-
-
84905753270
-
IA3: An interference aware allocation algorithm for multicore hard real-time systems
-
M. Paolieri et al. IA3: An interference aware allocation algorithm for multicore hard real-time systems. In RTAS '11, 2011.
-
(2011)
RTAS '11
-
-
Paolieri, M.1
-
24
-
-
84903186336
-
Time-analysable non-partitioned shared caches for real-time multicore systems
-
M. Slijepcevic et al. Time-analysable non-partitioned shared caches for real-time multicore systems. In DAC, 2014.
-
(2014)
DAC
-
-
Slijepcevic, M.1
-
25
-
-
84905753264
-
On the evaluation of the impact of shared resources in multithreaded cots processors in time-critical environments
-
P. Radojkovic et al. On the evaluation of the impact of shared resources in multithreaded cots processors in time-critical environments. ACM TACO, 2012.
-
(2012)
ACM TACO
-
-
Radojkovic, P.1
-
26
-
-
84905753265
-
Predictable two-level bus arbitration for heterogeneous task sets
-
R. Bourgade et al. Predictable two-level bus arbitration for heterogeneous task sets. In ARCS, 2013.
-
(2013)
ARCS
-
-
Bourgade, R.1
-
29
-
-
77953112504
-
Bounding the shared resource load for the performance analysis of multiprocessor systems
-
S. Schliecker et al. Bounding the shared resource load for the performance analysis of multiprocessor systems. In DATE, 2010.
-
(2010)
DATE
-
-
Schliecker, S.1
-
30
-
-
84907892109
-
Evaluation of resource arbitration methods for multi-core real-time systems
-
T. Kelter et al. Evaluation of resource arbitration methods for multi-core real-time systems. In Workshop on WCET Analysis, 2013.
-
(2013)
Workshop on WCET Analysis
-
-
Kelter, T.1
-
31
-
-
84905753262
-
Static analysis of multi-core TDMA resource arbitration delays
-
T. Kelter et al. Static analysis of multi-core TDMA resource arbitration delays. Real-Time Systems, 2013.
-
(2013)
Real-Time Systems
-
-
Kelter, T.1
-
32
-
-
70349111334
-
Towards practical page coloring-based multicore cache management
-
X. Zhang et al. Towards practical page coloring-based multicore cache management. In EuroSys, 2009.
-
(2009)
EuroSys
-
-
Zhang, X.1
-
33
-
-
77649293394
-
Timing analysis of concurrent programs running on shared cache multi-cores
-
Yan Li et al. Timing analysis of concurrent programs running on shared cache multi-cores. In RTSS, 2009.
-
(2009)
RTSS
-
-
Li, Y.1
-
34
-
-
84968398116
-
Safety assurance driven problem formulation for mixed-criticality scheduling
-
P. Graydon and I. Bate. Safety assurance driven problem formulation for mixed-criticality scheduling. In Workshop on Mixed-Criticality Systems, 2013.
-
(2013)
Workshop on Mixed-Criticality Systems
-
-
Graydon, P.1
Bate, I.2
-
35
-
-
84885402168
-
Deconstructing bus access control policies for real-time multicores
-
J. Jalle et al. Deconstructing bus access control policies for real-time multicores. In SIES, 2013.
-
(2013)
SIES
-
-
Jalle, J.1
-
36
-
-
0141684229
-
The time-triggered architecture
-
Jan
-
H. Kopetz and G. Bauer. The time-triggered architecture. Proc. of the IEEE, 91(1), Jan 2003.
-
(2003)
Proc. of the IEEE
, vol.91
, Issue.1
-
-
Kopetz, H.1
Bauer, G.2
-
37
-
-
79957994124
-
A PRET architecture supporting concurrent programs with composable timing properties
-
I. Liu et al. A PRET architecture supporting concurrent programs with composable timing properties. In 44th ACSSC, 2010.
-
(2010)
44th ACSSC
-
-
Liu, I.1
-
38
-
-
84905753256
-
-
EU-FP7 Project
-
MERASA. EU-FP7 Project: www.merasa.org.
-
MERASA
-
-
-
39
-
-
84864268974
-
Leveraging multi-core computing architectures in avionics
-
J. Nowotsch and M. Paulitsch. Leveraging multi-core computing architectures in avionics. In EDCC, 2012.
-
(2012)
EDCC
-
-
Nowotsch, J.1
Paulitsch, M.2
-
40
-
-
84905753257
-
Integrated worst-case execution time estimation of multicore applications
-
D. Potop-Butucaru and I. Puaut. Integrated Worst-Case Execution Time Estimation of Multicore Applications. In Workshop on WCET Analysis, 2013.
-
(2013)
Workshop on WCET Analysis
-
-
Potop-Butucaru, D.1
Puaut, I.2
-
41
-
-
84862743992
-
A statically scheduled time-division-multiplexed network-on-chip for real-time systems
-
M. Schoeberl et al. A statically scheduled time-division-multiplexed network-on-chip for real-time systems. In NoCS, 2012.
-
(2012)
NoCS
-
-
Schoeberl, M.1
-
42
-
-
84871555059
-
Embedded systems: Many cores - Many problems
-
R. Wilhelm and J. Reineke. Embedded Systems: Many Cores - Many Problems. In SIES, 2012.
-
(2012)
SIES
-
-
Wilhelm, R.1
Reineke, J.2
|