Optimizing tunable WCET with shared resource allocation and arbitration in hard real-time multicore systems

Proceedings - Real-Time Systems Symposium

Volumn , Issue , 2011, Pages 227-238

  Yoon, Man Ki ^a   Kim, Jung Eun ^a   Sha, Lui ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ATTRACTIVE SOLUTIONS; CACHE PARTITIONING; HARD REAL-TIME; HARD REAL-TIME SYSTEMS; INTERFERENCE SOURCES; MIXED INTEGER LINEAR PROGRAMMING; MULTI-CORE SYSTEMS; MULTI-CORES; MULTICORE ARCHITECTURES; RESEARCH EFFORTS; ROUND ROBIN; STUMBLING BLOCKS; SYSTEM LEVEL OPTIMIZATION; SYSTEM UTILIZATION;

INTEGER PROGRAMMING; LINEAR PROGRAMMING; OPTIMIZATION; RESOURCE ALLOCATION; SOFTWARE ARCHITECTURE;

REAL TIME SYSTEMS;

EID: 84863024647     PISSN: 10528725     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTSS.2011.28     Document Type: Conference Paper

References (26)

1. "Freescale QorIQ P4080 Processor," http://www.freescale.com/ webapp/sps/site/prod-summary.jsp?code=P4080.
2. "ARM11MPCore Processor," http://www.arm.com/products/ processors/classic/arm11/arm11-mpcore.php.
3. A. Fedorova, S. Blagodurov, and S. Zhuravlev, "Managing contention for shared resources on multicore processors," Communications of the ACM, vol. 53, no. 2, pp. 49-57, 2010.
4. S. Zhuravlev, S. Blagodurov, and A. Fedorova, "Addressing shared resource contention in multicore processors via scheduling," in Proc. of Int'l Conference on Architectural Support for Programming Languages and Operating Systems, 2010.
5. M. Kandemir, S. P. Muralidhara, S. H. K. Narayanan, Y. Zhang, and O. Ozturk, "Optimizing shared cache behavior of chip multiprocessors," in Proc. of IEEE/ACM Int'l Symposium on Microarchitecture, 2009, pp. 505-516.
6. J. Rosén, A. Andrei, P. Eles, and Z. Peng, "Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip," in Proc. of IEEE Real-Time Systems Symposium, 2007, pp. 49-60.
7. S. Chattopadhyay, A. Roychoudhury, and T. Mitra, "Modeling shared cache and bus in multi-cores for timing analysis," in Proc. of Int'l Workshop on Software and Compilers for Embedded Systems, 2010, pp. 1-10.
8. J. Rosén, C.-F. Neikter, P. Eles, Z. Peng, P. Burgio, and L. Benini, "Bus access design for combined worst and average case execution time optimization of predictable real-time applications on multiprocessor systems-on-chip," in Proc. of IEEE Real-Time and Embedded Technology and Applications Symposium, 2011.
9. J. Yan and W. Zhang, "WCET analysis for multi-core processors with shared L2 instruction caches," in Proc. of IEEE Real- Time and Embedded Technology and Applications Symposium, 2008, pp. 80-89.
10. Y. Li, V. Suhendra, Y. Liang, T. Mitra, and A. Roychoudhury, "Timing analysis of concurrent programs running on shared cache multi-cores," in Proc. of IEEE Real-Time Systems Symposium, 2009, pp. 57-67.
11. A. Schranzhofer, J.-J. Chen, and L. Thiele, "Timing analysis for TDMA arbitration in resource sharing systems," in Proc. of IEEE Real-Time and Embedded Technology and Applications Symposium, 2010, pp. 215-224.
12. A. El-Haj-Mahmoud, A. S. AL-Zawawi, A. Anantaraman, and E. Rotenberg, "Virtual Multiprocessor: an analyzable, highperformance architecture for real-time computing," in Proc. of Int'l Conference on Compilers, Architecture, and Synthesis from Embedded Systems, 2005.
13. B. Lickly, I. Liu, S. Kim, H. D. Patel, S. A. Edwards, and E. A. Lee, "Predictable programming on a precision timed architecture," in Proc. of Int'l Conference on Compilers, Architecture, and Synthesis from Embedded Systems, 2008.
14. M. Paolieri, E. Quiñones, F. J. Cazorla, G. Bernat, and M. Valero, "Hardware support for WCET analysis of hard real-time multicore systems," in Proc. of IEEE/ACM Int'l Symposium on Computer Architecture, 2009, pp. 57-68.
15. D. Chiou, P. Jain, S. Devadas, and L. Rudolph, "Dynamic cache partitioning via columnization," in Proc. of Design Automation Conference, 2000.
16. M.-K. Yoon, J.-E. Kim, and L. Sha, "WCET-Aware optimization of shared cache partition and bus arbitration for hard real-time multicore systems," Dept. of Computer Science, University of Illinois at Urbana-Champaign, Technical report, May 2011, http://www.ideals.illinois.edu/ handle/2142/25909.
17. J. Bisschop, AIMMS optimization modeling, Paragon Decision Technology, 2011.
18. C. L. Liu and J. W. Layland, "Scheduling algorithms for multiprogramming in a hard real-time environment," Journal of the ACM, vol. 20, no. 1, pp. 46-61, 1973.
19. "IBM ILOG CPLEX Optimizer," http://www-01.ibm.com/software/ integration/optimization/cplex-optimizer.
20. V. Suhendra, C. Raghavan, and T. Mitra, "Integrated scratchpad memory optimization and task scheduling for MPSoC architectures," in Proc. of Int'l Conference on Compilers, Architecture and Synthesis for Embedded Systems, 2006, pp. 401-410. (Pubitemid 47113127)
21. V. Suhendra and T. Mitra, "Exploring locking & partitioning for predictable shared caches on multi-cores," in Proc. of Design Automation Conference, 2008.
22. B. D. Bui, M. Caccamo, L. Sha, and J. Martinez, "Impact of cache partitioning on multi-tasking real time embedded systems," in Proc. of IEEE Conference on Embedded and Real- Time Computing Systems and Applications, 2008.
23. A. Andrei, P. Eles, Z. Peng, and J. Rosén, "Predictable implementation of real-time applications on multiprocessor systemson- chip," in Proc. of Int'l Conference on VLSI Design, 2008, pp. 103-110.
24. O. Mutlu and T. Moscibroda, "Stall-time fair memory access scheduling for chip multiprocessors," in Proc. of IEEE/ACM Int'l Symposium on Microarchitecture, 2007.
25. M. Paolieri, E. Quiñones, F. J. Cazorla, and M. Valero, "An analyzable memory controller for hard real-time CMPs," IEEE Embedded Systems Letters, vol. 1, no. 4, 2009.
26. H. Ramaprasad and F. Mueller, "Bounding preemption delay within data cache reference patterns for real-time tasks," in Proc. of IEEE Real-Time and Embedded Technology and Applications Symposium, 2006.