Power efficient thermally assisted switching magnetic memory based memory systems

2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip, ReCoSoC 2014

Volumn , Issue , 2014, Pages

  Senni, Sophiane ^a,b   Torres, Lionel ^a   Sassatelli, Gilles ^a   Bukto, Anastasiia ^a   Mussard, Bruno ^b  

^a LIRMM   (France)

^b Crocus Technology   (France)

Author keywords

Embedded Systems; Memory hierarchy; MRAM; NVM; SoC; Thermally Assisted Switching; VLSI

Indexed keywords

CACHE MEMORY; DYNAMIC RANDOM ACCESS STORAGE; EMBEDDED SYSTEMS; FACINGS; FLASH MEMORY; MAGNETIC STORAGE; MICROPROCESSOR CHIPS; STATIC RANDOM ACCESS STORAGE; SYSTEM-ON-CHIP;

MEMORY HIERARCHY; MRAM; NVM; SOC; VLSI;

MRAM DEVICES;

EID: 84905643986     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ReCoSoC.2014.6861357     Document Type: Conference Paper

References (23)

1. C. Hafer, M.V. Thun, M. Mundie, D. Bass and F. Sievert, "SEU, SET and SEFI Test Results of a Hardened 16Mbit MRAM Device," in Radiation Effects Data Workshop, 2012.
2. J. Moodera, L. Kinder, T. Wong and R. Meservey, "Large magnetoresistance at room temperature in ferromagnetic thin film tunnel junctions," in Physical Review Letters, vol. 74, 1995.
3. B.N. Engel et al., "A 4-Mb Toggle MRAM Based on a Novel Bit and Switching Method," in IEEE Transactions on Magnetics, vol. 41, no. 1, January 2005.
4. A.V. Khvalkovskiy et al., Basic principles of STT-MRAM cell operation in memory arrays," in Journal of Physics D: Applied Physics, vol. 46, no. 7, 2013.
5. I.L. Prejbeanu et al., "Thermally assisted MRAM," in Journal of Physics: Condensed Matter, vol. 19, no. 16, 2007.
6. K. Lewotsky, "Tech trends: Details on Everspins ST-MRAM," in eetimes.com. Available online at http://www.eetimes.com/document.asp?doc-id= 1280267.
7. H. Naeimi, C. Augustine, A. Raychowdhury, S.L. Liu and J. Tschanz, "STTRAM Scaling and Retention Failure," in Intel Technology Journal, vol. 17, no. 1, 2013.
8. X. Dong, C. Xu, Y. Xie, and N. P. Jouppi, "NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 31, no. 7, pp. 994-1007, Jul. 2012 .
9. N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, "Cacti 6.0: A tool to model large caches," Published in International Symposium on Microarchitecture, Chicago, Dec 2007, Tech. Rep., Apr. 2009.
10. N. Binkert, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish,M. D. Hill, D. A. Wood, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, and T. Krishna, "The gem5 simulator," ACM SIGARCH Computer Architecture News, vol. 39, no. 2, pp. 1-7, Aug. 2011.
11. A. Butko, R. Garibotti, L. Ost, and G. Sassatelli, "Accuracy Evaluation of GEM5 Simulator System," in the proceedings of the 7th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC). 2012, pp. 1-7.
12. S.C. Woo, M. Ohara, E. Torrie, J.P. Singh and A. Gupta, "The SPLASH-2 Programs: Characterization and Methodological Considerations," in Proceedings of the 22nd Annual International Symposium on Computer Architecture, pp. 24-36, June 1995.
13. X. Dong, X. Wu, G. Sun, Y. Xie, H. Li and Y. Chen, "Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement," in DAC08: Proceesings of the 45th annual Design Automation Conference, pp. 554-559, New York, NY, USA, 2008, ACM.
14. X. Wu, J. Li, L. Zhang, E. Speight, R. Rajamony, and Y. Xie, "Hybrid cache architecture with disparate memory technologies," in ACM SIGARCH Computer Architecture News, vol. 37, no. 3, 2009, pp. 34-45.
15. X. Wu, J. Li, L. Zhang, E. Speight, R. Rajamony, and Y. Xie, "Power and Performance of Read-Write Aware Hybrid Caches with Non-volatile Memories," in Design Automation and Test in Europe (DATE), 2009.
16. P. Zhou, B. Zhao, J. Yang, and Y. Zhang, "Energy reduction for stt-ram using early write termination," in International Conference on Computer-Aided Design, 2009, pp. 264-268.
17. G. Sun, X. Dong, Y. Xie, J. Li, and Y. Chen, "A novel architecture of the 3D stacked MRAM L2 cache for CMPs," in Proceedings of the International Conference on High-Performance Computer Architecture, 2009, pp. 239-249.
18. A. Jog el al., "Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs," in 49th Annual Design Automation Conference, 2012, pp. 243-252.
19. W. Zhao, E. Belhaire, B. Dieny, G. Prenat and C. Chappert, "TAS-MRAM based Non-volatile FPGA logic circuit," in International Conference on Field-Programmable Technology, 2007, pp. 153-160.
20. Y. Guillemenet, L. Torres, G. Sassatelli, N. Bruchon and I. Hassoune, "A non-volatile run-time FPGA using thermally assisted switching MRAMs," in International Conference on Field Programmable Logic and Applications, 2008, pp. 421-426.
21. W. Zhao, E. Belhaire, C. Chappert, B. Dieny and G. Prenat, "TAS-MRAM-Based Low-Power High-Speed Runtime Reconfiguration (RTR) FPGA," in ACM Transactions on Reconfigurable Technology and Systems (TRETS), vol. 2, no. 2, June 2009.
22. I.L. Prejbeanu et al., "Thermally assisted MRAMs: ultimate scalability and logic functionnalities," in Journal of Physics D: Applied Physics, vol. 46, no. 7, 2013.
23. B. Cambou, "Match In Place. A novel way to perform secure and fast users authentication," available online at www.crocus-technology.com