Accuracy evaluation of GEM5 simulator system

ReCoSoC 2012 - 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip, Proceedings

Volumn , Issue , 2012, Pages

  Butko, Anastasiia ^a   Garibotti, Rafael ^a   Ost, Luciano ^a   Sassatelli, Gilles ^a  

^a CNRS   (France)

Author keywords

embedded system; GEM5; modeling and full system simulation

Indexed keywords

ACCURACY EVALUATION; BINARY TRANSLATION; DEDICATED HARDWARE; DESIGN SPACE EXPLORATION; DESIGN SPACES; FULL-SYSTEM SIMULATION; GEM5; HARDWARE PROTOTYPING; HIGH-LEVEL MODELS; INSTRUCTION-SET SIMULATOR; MEDIA APPLICATION; REAL SYSTEMS; REAL TIME SIMULATIONS; SIMULATION FRAMEWORK; SIMULATION SPEED; SIMULATOR SYSTEMS;

BENCHMARKING; COMMUNICATION; EMBEDDED SYSTEMS; HARDWARE; PROGRAM PROCESSORS;

COMPUTER HARDWARE;

EID: 84869225048     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ReCoSoC.2012.6322869     Document Type: Conference Paper

References (18)

1. Available at: www.ovpworld.org/technology-ovpsim.php
2. Kienhuis, B. "Design Space Exploration of Stream-based Dataflow Architectures: Methods and Tools". PhD thesis, Delft University of Technology, 1999, 266 p.
3. Available at : www.windriver.com/products/simics
4. Yourst M.T. "PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator". IEEE International Symposium on Performance Analysis of Systems and Software, 2007, pp. 23-34.
5. Austin T., Larson E. and Ernst D.; "SimpleScalar: An Infrastructure for Computer System Modeling". The 8th IEEE International Symposium on High-Performance Computer Architecture, 2002, pp. 59-67.
6. Binkert N.; at al. "The gem5 simulator". ACM SIGARCH Computer Architecture News, vol.39 (2), 2011.
7. Saidi A.; at al. "Performance Validation of Network-Intensive Workloads on a Full-System Simulator." Proceedings of the First Annual Workshop on Interaction between Operating System and Computer Architecture (IOSCA), 2005, pp. 33-38.
8. Binkert, N. L., Dreslinski, R. G., Hsu, L. R., Lim, K. T., Saidi, A. G., and Reinhardt, S. K. The M5 Simulator: Modeling Networked Systems. IEEE Micro 26, 4 (Jul/Aug 2006), pp. 52-60.
9. Martin, M. M. K., Sorin, D. J., Beckmann, B. M., Marty, M. R., Xu, M., Alameldeen, A. R., Moore, K. E., Hill, M. D., and Wood, D. A. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset. SIGARCH Comput. Archit. News 33, 4 (2005), pp. 92-99.
10. MIPS Technologies. "MIPS32 Architecture for Programmers". Vol. III, rev. 0.95, 2001.
11. Available at: www.m5sim.org/Status-Matrix
12. Available at : www.igloocommunity.org
13. Man-Lap Li at al. "The ALPBench benchmark suite for complex multimedia applications". In Proceedings of the IEEE International Workload Characterization Symposium, 2005, pp.34-45.
14. Woo S.C. et al. "The SPLASH-2 Programs: Characterization and Methodological Considerations". In Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA), 1995, pp. 24-38.
15. Available at: www.cs.virginia.edu/stream/ref.html
16. Woo S.C. et al. "The Performance Advantages of Integrating Block Data Transfer in Cache-Coherent Multiprocessors". In Proceedings of the 6th International Conference on Architectural support for Programming Languages and Operating Systems (APLOS), Vol. 28 issue 5, 1994, pp. 4-9.
17. Richards M.A. "The Rapid Prototyping of Application Specific Signal Processors (RASSP) program: overview and status". In 5th International Workshop on Rapid System Prototyping, 1994, pp.1-6.
18. Available at: www.hpl.hp.com/research/mcpat/