TAS-MRAM based non-volatile FPGA logic circuit

ICFPT 2007 - International Conference on Field Programmable Technology

Volumn , Issue , 2007, Pages 153-160

  Zhao, Weisheng ^a,b   Belhaire, Eric ^a,b   Dieny, Bernard ^c   Prenat, Guillaume ^c   Chappert, Claude ^a,b  

^a UNIVERSITÉ PARIS SACLAY   (France)

^b CNRS   (France)

^c CEA GRENOBLE   (France)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); LOGIC DESIGN; MAGNETIC STORAGE; NANOTECHNOLOGY; NETWORKS (CIRCUITS); RANDOM ACCESS STORAGE; ROUTING ALGORITHMS; SWITCHING CIRCUITS; SWITCHING THEORY; TECHNOLOGY;

90 NM TECHNOLOGY; DESIGN TECHNIQUES; DYNAMICAL RECONFIGURATION; FIELD INDUCED; HIGH POWERS; INTERNATIONAL CONFERENCES; LOGIC FUNC-TION; MAGNETIC SWITCHING; MEMORY CELLS; MRAM TECHNOLOGY; NON-VOLATILE; NON-VOLATILITY; READING SPEED; SPINTRONICS APPLICATIONS; ST MICROELECTRONICS;

LOGIC CIRCUITS;

EID: 50149108993     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2007.4439244     Document Type: Conference Paper

References (14)

1. S. Yuasa, T. Nagahama, A. Fukushima, Y. Suzuki and K. Ando "Giant room-temperature MagnetoResistance in sigle-crystal Fe/MgO/Fe magnetic tunnel junctions" Nature materials, 2004, pp:868-871
2. S. Wolf, D. Awschalom, R. Buhrman, J. Daughton, S. Von Molnar, M. Roukes, A. Chtchelkanova and M. Treger, "Spintronics: A spin-based electronics vision for the future: Magnetism and materials" Science, 2001, pp.1488-1495
3. O. Redon, M. Kerekes, R. Sousa, L. Prejbeanu, H. Sibuet, F. Ponthennier, A. Persico, and J. P. Nozières. "Thermo Assisted MRAM for Low Power Applications" Proceedings of the First International Conference on Memory Technology and Design (ICMTD-2005), May 21-24, 2005, Giens, France, pp. 113-114.
4. J.Z. Sun "Spin angular momentum transfer in current-perpendicular nanomagnetic junctions" IBM Journal of Research and Development, 2006, pp.81-100.
5. W.J. Gallagher and S.S.P. Parkin "Development of the magnetic tunnel junction MRAM at IBM: From first junctions to a 16-Mb MRAM demonstrator chip" IBM Journal of Research and Development, 2006, pp.5-23
6. Kevin Morris, "Flash News Flash", FPGA and Programmable Logic Journal, 2005, pp.1-4
7. W. Zhao, E. Belhaire, V. Javerliac, C. Chappert and B. Dieny "Evaluation of a Non-volatile FPGA based on MRAM technology", EEE International Conference on integrated circuit design and technology, Padova, Italy, May 24-26, 2006, pp. 17-21
8. I.L. Prejbeanu, W. Kula, K. Ounadjela, R.C. Sousa, O.Redon, B. Dieny, J.-P. Nozieres "Thermally assisted switching in exchange-biased storage layer magnetic tunnel junctions" EEE Trans. Mag, 2004, pp.2625-2627
9. B. Dieny, A. Deac, M. Kerekes, 0. Redon, JP. Nozieres, U. Ebels, L. Prejbeanu, R. Sousa, "New write schemes for magnetic non-volatile memories: thermally assisted and spin transfer writing" Trends in Nanotechnology, 2006 Grenoble.
10. S. Brown, R. Francis, J. Rose, and Z. Vranesic "Field-programmable gate arrays" Kluwer Academic Publishers, May 1992
11. V. Stojanovic, VG. Oklobdzija "Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems" EEE Journal of Solid-State circuits, 1999, pp.536-548
12. Virtex-4 Configuration Guide, January 24, 2006
13. W. Zhao, E. Belhaire, V. Javerliac, C. Chappert and B. Dieny "A non-volatile flip-flop in magnetic FPGA chip" EEE International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006, Tunisia, pp.323-326
14. International Technology Roadmap for Semiconductors 2006 Update, Process Integration, Devices and Structures pp: 24-25