A non-volatile run-time FPGA using thermally assisted switching mrams

Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2008, Pages 421-426

  Guillemenet, Yoann ^a   Torres, Lionel ^a   Sassatelli, Gilles ^a   Bruchon, Nicolas ^a   Hassoune, Ilham ^a  

^a LIRMM   (France)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC MODELS; ELECTRIC POWER UTILIZATION; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MACHINE DESIGN; MAGNETIC DEVICES; MAGNETIC STORAGE; WAVEGUIDE JUNCTIONS;

DESIGN ARCHITECTURES; DYNAMIC RECONFIGURATIONS; FPGA DESIGNS; MAGNETIC; MAGNETIC TUNNELING JUNCTIONS; MRAM CELLS; POWER CONSUMPTIONS; RANDOM ACCESSES; REAL TIMES; RECONFIGURABLE; SWITCHING SCHEMES; WRITE OPERATIONS;

RANDOM ACCESS STORAGE;

EID: 54949130247     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2008.4629974     Document Type: Conference Paper

References (12)

1. S. Brown, R. Francis, J. Rose, Z. Vranesic, Field-Programmable Gate Arrays, Kluwer Academic Publishers, May (1992).
2. http://www.actel.com
3. Min She, "Semiconductor flash memory scaling", PhD report, University of California Berkeley, (2003).
4. K.J. Hass, "Magnetic Shadow RAM", IEEE Non Volatile Memory Technology Symposium, pp45-48, (2006).
5. W. J. Gallagher and S. S. P. Parkin, "Development of the magnetic tunnel junction MRAM at IBM: From first junctions to a 16-Mb MRAM demonstrator chip", IBM Journal of Research and Development, Vol. 50, January 2006, pp. 5-23.
6. N. Bruchon, "Evaluation, validation and design of hybrid CMOS - Non Volatile emerging technology cells for dynamically reconfigurable fine grain architecture", UM2 PhD thesis, 2007.
7. I. L. Prejbeanu, M. Kerekes, R. C. Sousa, H. Sibuet, O. Redon, B. Dieny and J. P. Nozieres, " Thermally assisted MRAM", Journal Of Physics: Condensed Matter 19 (2007), IOP Publishing.
8. Aurélien Manchon, "Magnetoresistance and Spin Transfer Torque in magnetic tunnel junctions", PhD thesis. Université Joseph-Fourier - Grenoble I (2007-12-11).
9. N. Bruchon, L. Torres, G. Sassatelli, G. Cambon, "Technological hybridization for efficient runtime reconfigurable FPGAs", IEEE, ISVLSI 2007.
10. W. Zhao, E. Belhaire, Q. Mistral, E. Nicolle, T. Devolder, C. Chappert, "Integration of Spin-RAM technology in FPGA circuits", 8th International Conference on Solid-State and Integrated Circuit Technology (ICSICT '06), October 2006.
11. W. Zhao, E. Belhaire, B. Dieny, G. Prenat, and C. Chapert, "TAS-MRAM based Non-volatile FPGA logic circuit". Proceeding of International Conference on Field Programmable Logic and Applications (ICFPT) 2007.
12. W. Black & B. Das, "Programmable logic using giant-magneto-resistance and spin-dependent tunneling devices" J. Appl. Phys., vol. 87, pp6674-6679, (2000).