SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2014, Pages 25-36

  Daya, Bhavya K ^a   Chen, Chia Hsin Owen ^a   Subramanian, Suvinay ^a   Kwon, Woo Cheol ^a   Park, Sunghyun ^a   Krishna, Tushar ^a   Holt, Jim ^a   Chandrakasan, Anantha P ^a   Peh, Li Shiuan ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; INTEGRATED CIRCUIT INTERCONNECTS;

AREA OVERHEAD; IN NETWORKS; MANY-CORE; MULTI-CORE SYSTEMS; MULTICORE CHIPS; ON-CHIP INTERCONNECTS; SCORPIOS; SHARED MEMORY PROCESSORS;

NETWORK-ON-CHIP;

EID: 84905454865     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2014.6853232     Document Type: Conference Paper

References (31)

1. "AMD Opteron 6200 Series Processors"http://www.amd.com/us/ products/server/processors/6000-series-platform/6200/Pages/6200-series- processors.aspx
2. "ARM AMBA"http://www.arm.com/products/system-ip/amba
3. "Intel Xeon Processor E7 Family"http://www.intel.com/content/ www/us/en/processors/xeon/xeon-processor-e7-family.html
4. "Oracles SPARC T5-2, SPARC T5-4, SPARC T5-8, and SPARC T5-1B Server Architecture"http://www.oracle.com/technetwork/server-storage/ sun-sparc-enterprise/documentation/o13-024-sparc-t5-Architecture-1920540.pdf
5. "SPLASH-2"http://www-flash.stanford.edu/apps/SPLASH
6. "Wind River Simics"http://www.windriver.com/products/simics
7. "First the tick, now the tock: Next generation Intel microarchitecture (Nehalem)"http://www.intel.com/content/dam/doc/white- paper/intel-microarchitecture-white-paper.pdf, 2008
8. A. Agarwal, R. Simoni, J. Hennessy, and M. Horowitz, "An evaluation of directory schemes for cache coherence"in Computer Architecture News, May 1988
9. N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha, "GARNET: A Detailed On-Chip Network Model Inside a Full-System Simulator"in ISPASS, 2009
10. N. Agarwal, L.-S. Peh, and N. K. Jha, "In-network coherence filtering: Snoopy coherence without broadcasts"in MICRO, 2009
11. N. Agarwal, L.-S. Peh, and N. K. Jha, "In-Network Snoop Ordering (INSO): Snoopy Coherence on Unordered Interconnects"in HPCA, 2009
12. C. Bienia, S. Kumar, J. P. Singh, and K. Li, "The PARSEC benchmark suite: Characterization and architectural implications"2008
13. D. Chen, N. A. Eisley, P. Heidelberger, R. M. Sneger, Y. Sugawara, S. Kumar, V. Salapura, D. L. Satterfield, B. Steinmacher-Burow, and J. J. Parker, "The IBM Blue Gene/Q Interconnection Fabric"IEEE Micro, vol. 32, no. 1, pp. 32-43, 2012
14. P. Conway and B. Hughes, "The AMD Opteron Northbridge Architecture"IEEE Micro, vol. 27, pp. 10-21, 2007
15. D. Culler, J. P. Singh, and A. Gupta, Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaufmann, 1999
16. P. Gratz, C. Kim, K. Sankaralingam, H. Hanson, P. Shivakumar, S. W. Keckler, and D. Burger, "On-chip interconnection networks of the trips chip"IEEE Micro, vol. 27, no. 5, pp. 41-50, 2007
17. J. Howard, S. Dighe, Y. Hoskote, S. Vangal, D. Finan, G. Ruhl, D. Jenkins, H. Wilson, N. Borkar, G. Schrom, F. Pailet, S. Jain, T. Jacob, S. Yada, S. Marella, P. Salihundam, V. Erraguntla, M. Konow, M. Riepen, G. Droege, J. Lindemann, M. Gries, T. Apel, K. Henriss, T. Lund-Larsen, S. Steibl, S. Borakar, V. De, R. V. D. Wijngaart, and T. Mattson, "A 48-core ia-32 message-passing processor with dvfs in 45nm cmos"in ISSCC, 2010
18. D. R. Johnson, M. R. Johnson, J. H. Kelm,W. Tuohy, S. S. Lumetta, and S. J. Patel, "Rigel: A 1,024-core single-chip accelerator architecture" IEEE Micro, vol. 31, no. 4, pp. 30-41, 2011
19. T. Krishna, J. Postman, C. Edmonds, L.-S. Peh, and P. Chiang, "SWIFT: A SWing-reduced Interconnect For a Token-based Network-on-Chip in 90nm CMOS"in ICCD, 2010
20. A. Kumar, P. Kundu, A. P. Singh, L.-S. Peh, and N. K. Jha, "A 4.6tbits/s 3.6ghz single-cycle noc router with a novel switch allocator"in ICCD, 2007
21. G. Kurian, J. E. Miller, J. Psota, J. Eastep, J. Liu, J. Michel, L. C. Kimerling, and A. Agarwal, "Atac: A 1000-core cache-coherent processor with on-chip optical network"in PACT, 2010
22. M. M. Martin, M. D. Hill, and D. A. Wood, "Timestamp snooping: An approach for extending smps"in ASPLOS, 2000
23. M. M. Martin, M. D. Hill, and D. A. Wood, "Token coherence: Decoupling performance and correctness"in ISCA, 2003
24. M. M. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood, "Multifacets general execution-driven multiprocessor simulator (gems) toolset"Computer Architecture News, 2005
25. J. E. Miller, H. Kasture, G. Kurian, C. G. III, N. Beckmann, C. Celio, J. Eastep, and A. Agarwal, "Graphite: A distributed parallel simulator for multicores"in HPCA, 2010
26. A. Moshovos, "RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence"in ISCA, 2005
27. S. Park, T. Krishna, C.-H. O. Chen, B. K. Daya, A. P. Chandrakasan, and L.-S. Peh, "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI"in DAC, 2012
28. K. Sewell, "Scaling high-performance interconnect architectures to many-core systems"Ph.D. dissertation, University of Michigan
29. K. Strauss, X. Shen, and J. Torrellas, "Uncorq: Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors"in MICRO, 2007
30. M. B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Hoffmann, P. Johnson, J.-W. Lee, W. Lee, A. Ma, A. Saraf, M. Seneski, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal, "The RAW microprocessor: A computational fabric for software circuits and general-purpose programs"IEEE Micro, vol. 22, no. 2, pp. 25-35, 2002
31. D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. F. B. III, and A. Agarwal, "On-chip interconnection architecture of the tile processor"IEEE Micro, vol. 27, no. 5, pp. 15-31, 2007.