In-Network Snoop Ordering (INSO): Snoopy coherence on unordered interconnects

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2009, Pages 67-78

  Agarwal, Niket ^a   Peh, Li Shiuan ^a   Jha, Niraj K ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; COMPUTER ARCHITECTURE;

CACHE COHERENCE PROTOCOLS; DESTINATION NETWORK; EMERGING APPLICATIONS; INTERCONNECT FABRICS; INTERMEDIATE ROUTERS; ON CHIP COMMUNICATION; SCALABILITY PROBLEMS; TRADITIONAL APPROACHES;

INTEGRATED CIRCUIT INTERCONNECTS;

EID: 65349166228     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2009.4798238     Document Type: Conference Paper

References (35)

1. IBM Power6. http://www-128.ibm.com/developerworks/power/library/pa- expert1.html.
2. Sun Niagara. http://www.sun.com/processors/throughput/.
3. S. V. Adve and K. Gharachorloo. Shared Memory Consistency Models: A Tutorial. IEEE Computer, 29(12):66-76, Dec. 1996.
4. N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha. GARNET: A Detailed On-chip Network Model inside a Full-system Simulator. In Proceedings of International Symposium on Performance Analysis of Systems and Software, Apr. 2009.
5. A. R. Alameldeen and D. A. Wood. IPC Considered Harmful for Multiprocessor Workloads. IEEE Micro, 26(4):8-17, 2006.
6. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC Benchmark Suite: Characterization and Architectural Implications. In Proceedings of International Conference on Parallel Architectures and Compilation Techniques, Oct. 2008.
7. E. E. Bilir, R. M. Dickson, Y. Hu, M. Plakal, D. J. Sorin, M. D. Hill, and D. A. Wood. Multicast Snooping: A New Coherence Method Using a Multicast Address Network. In Proceedings of International Symposium on Computer Architecture, May 1999.
8. R. Bisisani, A. Nowatzyk, and M. Ravishankar. Coherent Shared Memory on a Message Passing Machine. In Proceedings of International Conference on Parallel Processing, Aug. 1989.
9. A. Charlesworth. Starfire: Extending the SMP Envelope. IEEE Micro, 18(1):39-49, 1998.
10. A. Charlesworth. The Sun Fireplane System Interconnect. In Proceedings of ACM/IEEE Conference on Supercomputing, Nov. 2001.
11. W. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann Pub., 2003.
12. W. J. Dally. Virtual Channel Flow Control. IEEE Transactions on Parallel and Distributed Systems, 3(2):194-205, Mar. 1992.
13. W. J. Dally and B. Towles. Route Packets, not Wires: On-chip Interconnection Networks. In Proceedings of Design Automation Conference, Jun. 2001.
14. N. Eisley, L.-S. Peh, and L. Shang. In-Network Cache Coherence. In Proceedings of International Symposium on Microarchitecture, Dec. 2006.
15. N. Enright Jerger, L.-S. Peh, and M. Lipasti. Virtual Circuit Tree Multicasting: A Case for On-chip Hardware Multicast Support. In Proceedings of International Symposium on Computer Architecture, Jun. 2008.
16. M. Galles and E. Williams. Performance Optimizations, Implementation, and Verification of the SGI Challenge Multiprocessor. In Proceedings of Annual Hawaii International Conference on System Sciences, Jan. 1994.
17. Intel. From a Few Cores to Many: A Tera-scale Computing Research Overview. http://download.intel.com/research/platform/terascale/terascale- overview-paper.pdf.
18. D. Kanter. The Common System Interface: Intel's Future Interconnect. http://www.realworldtech.com/page.cfm?ArticleID=RWT082807020032, 2007.
19. M. M. K. Martin, M. D. Hill, and D. A. Wood. Token Coherence: Decoupling Performance and Correctness. In Proceedings of International Symposium on Computer Architecture, Jun. 2003.
20. M. M. K. Martin, D. J. Sorin, A. Ailamaki, A. R. Alameldeen, R. M. Dickson, C. J. Mauer, K. E.Moore, M. Plakal,M. D. Hill, and D. A. Wood. Timestamp Snooping: An Approach for Extending SMPs. In Proceedings of International Conference on Architectural Support for Programming Languages and Operating Systems, Nov. 2000.
21. M. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood. Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset. SIGARCH Computer Architecture News, 33(4):92-99, 2005.
22. M. R. Marty and M. D. Hill. Coherence Ordering for Ringbased Chip Multiprocessors. In Proceedings of International Symposium on Microarchitecture, Dec. 2006.
23. C. May, E. Silha, R. Simpson, H. Warren, and CORPORATE International Business Machines, Inc., editors. The PowerPC Architecture: A Specification for a New Family of RISC Processors. Morgan Kaufmann Publishers Inc., 1994.
24. P. F. Reynolds, Jr., C. Williams, and R. R. Wagner, Jr. Isotach Networks. IEEE Transactions on Parallel and Distributed Systems, 8(4):337-348, Apr. 1997.
25. K. Sankaralingam, R. Nagarajan, H. Liu, C. Kim, J. Huh, N. Ranganathan, D. Burger, S. W. Keckler, R. G. McDonald, and C. R. Moore. TRIPS: A Polymorphous Architecture for Exploiting ILP, TLP, and DLP. ACM Transactions on Architecture and Code Optimization, 1(1):62-93, Apr. 2004.
26. D. J. Schanin. The Design and Development of a Very High Speed System Bus - The Encore Multimax Nanobus. In Proceedings of ACM Fall Joint Computer Conference, Nov. 1986.
27. B. Sinharoy, R. Kalla, J. Tendler, R. Eickemeyer, and J. Joyner. Power5 System Microarchitecture. IBM Journal of Research and Development, 49(4), Jul. 2005.
28. D. J. Sorin,M. Plakal, A. E. Condon, M. D. Hill, M. M. K. Martin, and D. A. Wood. Specifying and Verifying a Broadcast and a Multicast Snooping Cache Coherence Protocol. IEEE Transactions on Parallel and Distributed Systems, 13, Jun. 2002.
29. C. Staelin and H. P. Laboratories. lmbench: Portable Tools for Performance Analysis. In Proceedings of USENIX Annual Technical Conference, Jan. 1996.
30. K. Strauss, X. Shen, and J. Torellas. Uncorq: Unconstrained Snoop Request Delivery in Embedded-RingMultiprocessors. In Proceedings of International Symposium on Microarchitecture, Dec. 2007.
31. S. Vangal, J. Howard, G. Ruhl, S. Dighe, H.Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, and N. Borkar. An 80-Tile 1.28 TFLOPS Networkon- Chip in 65nm CMOS. In Proceedings of IEEE International Solid State Circuit Conference, Feb. 2007.
32. Virtutech AB. Simics Full System Simulator. http://www.virtutech.com/.
33. D. Wentzlaff, P. Griffin, H. Hoffman, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. Brown III, and A. Agarwal. On-Chip Interconnection Architecture of the Tile Processor. IEEE Micro, pages 15-31, 2007.
34. C. Williams, P. Reynolds, Jr., and B. de Supinski. Delta Coherence Protocols. IEEE Concurrency, 8(3):23-29, Jul.-Sep. 2000.
35. S. Woo, M. Ohara, E. Torrie, J. Singh, and A. Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proceedings of International Symposium on Computer Architecture, Jun. 1995.