Going vertical in memory management: Handling multiplicity by multi-policy

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2014, Pages 169-180

  Liu, Lei ^a   Li, Yong ^b   Cui, Zehan ^a   Bao, Yungang ^a   Chen, Mingyu ^a   Wu, Chengyong ^a  

^a INSTITUTE OF GEOLOGY AND GEOPHYSICS   (China)

^b UNIVERSITY OF PITTSBURGH   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FLOCCULATION; MEMORY ARCHITECTURE;

ALLOCATION STRATEGY; CACHE ALLOCATION; EMERGING APPLICATIONS; HETEROGENEOUS MEMORY; MEMORY HIERARCHY; MEMORY MANAGEMENT; PARALLEL PLATFORMS; VERTICAL PARTITIONING;

STORAGE ALLOCATION (COMPUTER);

EID: 84905453978     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2014.6853214     Document Type: Conference Paper

References (34)

1. Standard Performance Evaluation Corporation. Available from: http://www.spec.org/cpu2006/CINT2006/.
2. C. Bienia, S. Kumar, J.P. Singh, and K. Li. The PARSEC benchmark suite: Characterization and architectural implications. in PACT. 2008.
3. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture. in HPCA. 2005.
4. S. Cho and L. Jin. Managing distributed, shared L2 caches through OS-level page allocation. in MICRO. 2006.
5. H. Cook, M. Moreto, S. Bird, K. Dao, D.A. Patterson, and K. Asanovic, A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness. in ISCA. 2013
6. P.J. Denning, The Working Set Model for Program Behaviour. Commun. ACM, 1968. 11(5).
7. X. Ding, K. Wang, and X. Zhang. SRM-buffer: an OS buffer management technique to prevent last level cache from thrashing in multicores. in EuroSys. 2011.
8. X. Ding, K. Wang, and X. Zhang. ULCC: a user-level facility for optimizing shared cache performance on multicores in PPoPP. 2011.
9. A. Jaleel, H.H. Najaf-Abadi, S. Subramaniam, S.C. Steely, and J. Emer, CRUISE: cache replacement and utility-aware scheduling, in ASPLOS.2012.
10. M.K. Jeong, D.H. Yoon, D. Sunwoo, M. Sullivan, I. Lee, and M. Erez. Balancing DRAM locality and parallelism in shared memory CMP systems. in HPCA. 2012.
11. D. Kaseridis, J. Stuecheli, J. Chen, and L.K. John. A bandwidthaware memory-subsystem resource management using non-invasive resource profilers for large cmp systems. in HPCA. 2010.
12. Y. Kim, M. Papamichael, O. Mutlu, and M. Harchol-Balter. Thread cluster memory scheduling: Exploiting differences in memory access behavior. in MICRO. 2010.
13. K.C. Knowlton, A Fast storage allocator. Communications of the ACM, 1996.
14. J. Liedtke, H. Hartig, and M. Hohmuth. OS-controlled cache predictability for real-time systems. in RTAS. 1997.
15. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. in HPCA. 2008.
16. L. Liu, Z. Cui, M. Xing, Y. Bao, M. Chen, and C. Wu. A software memory partition approach for eliminating bank-level interference in multicore systems. in PACT. 2012.
17. W. Mi, X. Feng, J. Xue, and Y. Jia. Software-hardware cooperative DRAM bank partitioning for chip multiprocessors. in NPC. 2010.
18. H. Park, S. Baek, J. Choi, D. Lee, and S.H. Noh, Regularities considered harmful: forcing randomness to memory accesses to reduce row buffer conflicts for multi-core, multi-bank systems, in ASPLOS. 2013.
19. S. Rixner, W.J. Dally, U.J. Kapasi, P. Mattson, and J.D. Owens. Memory access scheduling. in ISCA. 2000.
20. T. Sherwood, B. Calder, and J. Emer. Reducing cache misses using hardware and software page placement. in ICS. 1999.
21. L. Soares, D. Tam, and M. Stumm. Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer. in MICRO. 2008.
22. D. Tam, R. Azimi, L. Soares, and M. Stumm. Managing shared L2 caches on multicore systems in software. in WIOSCA. 2007.
23. A.S. Tanenbaum, Modern Operating Systems. 3rd ed. 2008: Pearson-Prentice Hall.
24. A. Wolfe. Software-based cache partitioning for real-time applications. in RCS. 1993.
25. Y. Xie and G. Loh. Dynamic classification of program memory behaviors in CMPs. in the 2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects. 2008.
26. X. Zhang, S. Dwarkadas, and K. Shen. Towards practical page coloring-based multicore cache management. in EuroSys. 2009.
27. P. Zhou, V. Pandey, J. Sundaresan, A. Raghuraman, Y. Zhou, and S. Kumar. Dynamic tracking of page miss ratio curve for memory management. in ASPLOS. 2004.
28. S. Zhuravlev, S. Blagodurov, and A. Fedorova. Addressing shared resource contention in multicore processors via scheduling. in ASPLOS. 2010.
29. Muralidhara, S. Prashanth, L. Subramanian, O. Mutlu, M. Kandemir, and T. Moscibroda. Reducing memory interference in multicore systems via application-aware memory channel partitioning. in MICRO 2011.
30. J. Lee and H. Kim. TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture. in HPCA. 2012.
31. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning in a chip multiprocessor architecture. in PACT. 2004.
32. M. K. Qureshi and Y. N. Patt. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. in MICRO. 2006.
33. S. Srikantaiah, M. Kandemir, and Q. Wang. Sharp control: controlled shared cache management in chip multiprocessors. in MICRO. 2009.
34. Y. Xie and G. H. Loh. Scalable shared-cache management by containing thrashing workloads. in HiPEAC. 2010.