Balancing DRAM locality and parallelism in shared memory CMP systems

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2012, Pages 53-64

  Jeong, Min Kyu ^a   Yoon, Doe Hyun ^b   Sunwoo, Dam ^c   Sullivan, Mike ^a   Lee, Ikhwan ^a   Erez, Mattan ^a  

^a The University of Texas at Austin   (United States)

^b HEWLETT PACKARD LABORATORIES   (United States)

^c ARM Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALLOCATION ALGORITHM; HIGH BANDWIDTH; INTERNAL MEMORY; MEMORY ACCESS; MEMORY BANKS; MEMORY SYSTEMS; SHARE MEMORY; SHARED MEMORIES; SPATIAL LOCALITY;

INTERFERENCE SUPPRESSION; MEMORY ARCHITECTURE; SUPERCOMPUTERS;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 84860328391     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2012.6168944     Document Type: Conference Paper

References (27)

1. Calculating memory system power for DDR3. Technical Report TN-41-01, Micron Technology, 2007.
2. J. H. Ahn, N. P. Jouppi, C. Kozyrakis, J. Leverich, and R. S. Schreiber. Future scaling of processor-memory interfaces. In Proc. the Int'l Conf. High Performance Computing, Networking, Storage, and Analysis (SC), Nov. 2009.
3. J. H. Ahn, J. Leverich, R. Schreiber, and N. P. Jouppi. Multicore DIMM: An energy efficient memory module with independently controlled DRAMs. IEEE Computer Architecture Letters, 8(1):5-8, Jan. - Jun. 2009.
4. T. M. Brewer. Instruction set innovations for the Convey HC-1 computer. IEEE Micro, 30(2):70-79, 2010.
5. G. Hamerly, E. Perelman, J. Lau, and B. Calder. SimPoint 3.0: Faster and more flexible program analysis. In Proc. the Workshop on Modeling, Benchmarking and Simulation (MoBS), Jun. 2005.
6. U. Hoelzle and L. A. Barroso. The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines. Morgan and Claypool Publishers, 1st edition, 2009.
7. M. K. Jeong, D. H. Yoon, and M. Erez. DrSim: A platform for flexible DRAM system research. http://lph.ece.utexas.edu/public/DrSim.
8. T. Karkhanis and J. E. Smith. A day in the life of a data cache miss. In Workshop on Memory Performance Issues, 2002.
9. Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In Proc. the 16th Int'l Symp. High-Performance Computer Architecture (HPCA), Jan 2010.
10. Y. Kim, M. Papamichael, O. Mutlu, and M. Harchol-Balter. Thread cluster memory scheduling: Exploiting differences in memory access behavior. In Proc. the 43rd Ann. IEEE/ACM Int'l Symp. Microarchitecture (MICRO), Dec. 2010.
11. G. H. Loh, S. Subramaniam, and Y. Xie. Zesto: A cycle-level simulator for highly detailed microarchitecture exploration. In Proc. the Int'l Symp. Performance Analysis of Software and Systems (ISPASS), Apr. 2009.
12. M. McTague and H. David. Fully buffered DIMM (FB-DIMM) design considerations. Intel Developer Forum (IDF), Feb. 2004.
13. W. Mi, X. Feng, J. Xue, and Y. Jia. Software-hardware cooperative DRAM bank partitioning for chip multiprocessors. In Proc. the 2010 IFIP Int'l Conf. Network and Parallel Computing (NPC), Sep. 2010.
14. Micron Corp. Micron 2 Gb x4, x8, x16, DDR3 SDRAM: MT41J512M4, MT41J256M4, and MT41J128M16, 2011.
15. S. Muralidhara, L. Subramanian, O. Mutlu, M. Kandemir, and T. Moscibroda. Reducing memory interference in multicore systems via application-aware memory channel partitioning. In Proc. the 44th Ann. IEEE/ACM Int'l Symp. Microarchitecture (MICRO), Dec. 2011.
16. O. Mutlu and T. Moscibroda. Stall-time fair memory access scheduling for chip multiprocessors. In Proc. the 40th IEEE/ACM Int'l Symp. Microarchitecture (MICRO), Dec. 2007.
17. O. Mutlu and T. Moscibroda. Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems. In Proc. the 35h Ann. Int'l Symp. Computer Architecture (ISCA), Jun. 2008.
18. K. Nesbit, N. Aggarwal, J. Laudon, and J. Smith. Fair queuing memory systems. In Proc. the 39th Ann. IEEE/ACM Int'l Symp. Microarchitecture (MICRO), Dec. 2006.
19. N. Rafique, W. Lim, and M. Thottethodi. Effective management of DRAM bandwidth in multicore processors. In Proc. the 16th Int'l Conf. on Parallel Architecture and Compilation Techniques (PAC), Sep. 2007.
20. S. Rixner, W. J. Dally, U. J. Kapasi, P. R. Mattson, and J. D. Owens. Memory access scheduling. In Proc. the 27th Ann. Int'l Symp. Computer Architecture (ISCA), Jun. 2000.
21. A. Snavely and D. M. Tullsen. Symbiotic job scheduling for a simultaneous multithreaded processor. In Proc. the 9th Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), Nov. 2000.
22. Standard Performance Evaluation Corporation. SPEC CPU 2006. http://www.spec.org/cpu2006/, 2006.
23. A. N. Udipi, N. Muralimanohar, N. Chatterjee, R. Balasubramonian, A. Davis, and N. P. Jouppi. Rethinking DRAM design and organization for energy-constrained multi-cores. In Proc. the 37th Ann. Int'l Symp. Computer Architecture (ISCA), Jun. 2010.
24. F. A.Ware and C. Hampel. Improving power and data efficiency with threaded memory modules. In Proc. Int'l Conf. Computer Design (ICCD), Oct. 2006.
25. D. H. Yoon, M. K. Jeong, and M. Erez. Adaptive granularity memory systems: A tradeoff between storage efficiency and throughput. In Proc. the 38th Ann. Int'l Symp. Computer Architecture (ISCA), Jun. 2011.
26. Z. Zhang, Z. Zhu, and X. Zhang. A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality. In Proc. the 33rd Ann. IEEE/ACM Int'l Symp. Microarchitecture (MICRO), Dec. 2000.
27. H. Zheng, J. Lin, Z. Zhang, E. Gorbatov, H. David, and Z. Zhu. Minirank: Adaptive DRAM architecture for improving memory power efficiency. In Proc. the 41st IEEE/ACM Int'l Symp. Microarchitecture (MICRO), Nov. 2008.