Regularities considered harmful: Forcing randomness to memory accesses to reduce row buffer conflicts for multi-core, multi-bank systems

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2013, Pages 181-191

  Park, Heekwon ^a   Baek, Seungjae ^a   Choi, Jongmoo ^b   Lee, Donghee ^c   Noh, Sam H ^d  

^a UNIVERSITY OF PITTSBURGH   (United States)

^b Dankook University   (South Korea)

^c University of Seoul   (South Korea)

^d Hong Ik University   (South Korea)

Author keywords

Analysis tool; Memory container; Memory management; Randomized algorithm; Row buffer conflict

Indexed keywords

ANALYSIS TOOLS; MEMORY ALLOCATORS; MEMORY MANAGEMENT; MEMORY ORGANIZATIONS; MEMORY STRUCTURE; MULTI-BANK MEMORY; RANDOMIZED ALGORITHMS; ROW-BUFFER CONFLICT;

ALGORITHMS; BENCHMARKING; CONTAINERS; MICROPROCESSOR CHIPS; SEMICONDUCTOR STORAGE; STORAGE MANAGEMENT;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 84875673448     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2451116.2451137     Document Type: Conference Paper

References (35)

1. AMD Multi-core, http://www.amd.com.
2. ARM Cortex-A9 Processor, http://www.arm.com.
3. Intel Multi-core Technology, http://www.intel.com.
4. J. H. Ahn, N. P. Jouppi, C. Kozyrakis, J. Leverich, and R. S. Schreiber. Future Scaling of Processor-Memory Interfaces. In Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, SC '09, pages 42:1-42:12, 2009.
5. Benchmark. Linux Benchmark Suite Home Page. http://lbs.sourceforge.net/.
6. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC Benchmark Suite: Characterization and Architectural Implications. In Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, PACT '08, pages 72-81, 2008.
7. M. J. Bligh, M. Dobson, D. Hart, and G. Huizenga. Linux on NUMA Systems. In Proceedings of the Linux Symposium, pages 295-306, 2004.
8. G. S. Brodal, E. D. Demaine, and J. I. Munro. Fast Allocation and Deallocation with an Improved Buddy System. Acta Informatica, 41:273-291, March 2005.
9. H. Choi, J. Lee, and W. Sung. Memory Access Pattern-Aware DRAM Performance Model for Multi-core Systems. In Proceedings of the 2011 IEEE International Symposium on Performance Analysis of Systems & Software, ISPASS '11, pages 66 -75, 2011.
10. M. Corrêa, A. Zorzo, and R. Scheer. Operating System Multilevel Load Balancing. In Proceedings of the 2006 ACM Symposium on Applied Computing, SAC '06, pages 1467-1471, 2006.
11. B. K. Ganesh Balakrishnan, Ralph M. Begun. Understanding Intel Xeon 5600 Series Memory Performance and Optimization in IBM System x and BladeCenter Platforms. White paper, IBM, May 2010.
12. Hewlett-Packard. DDR3 Memory Technology, Technology Brief, 3rd edition. White paper, HP, April 2012.
13. JEDEC. JEDEC Standard : DDR3 SDRAM Specification. White paper, JEDEC, July 2012. http://www.jedec.org/standards-documents/docs/jesd-79-3d.
14. M. K. Jeong, D. H. Yoon, D. Sunwoo, M. Sullivan, I. Lee, and M. Erez. Balancing DRAM Locality and Parallelism in Shared Memory CMP Systems. In Proceedings of the IEEE 18th International Symposium on High-Performance Computer Architecture, HPCA-18 '12, pages 1- 12, 2012.
15. D. Kaseridis, J. Stuecheli, and L. K. John. Minimalist Open-page: A DRAM Page-mode Scheduling Policy for the Many-core era. In Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-44 '11, pages 24-35, 2011.
16. Y. Kim, M. Papamichael, O. Mutlu, and M. Harchol-Balter. Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior. In Proceedings of the 43rd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-43 '10, pages 65-76, 2010.
17. C. J. Lee, V. Narasiman, O. Mutlu, and Y. N. Patt. Improving Memory Bank-level Parallelism in the Presence of Prefetching. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-42 '09, pages 327-336, 2009.
18. Micron Technology. DDR3 SDRAM RDIMM : MT18JSF25672PD 2GB. White paper, Micron, July 2010. http://www.micron.com/products/dram-modules/.
19. S. P. Muralidhara, L. Subramanian, O. Mutlu, M. Kandemir, and T. Moscibroda. Reducing Memory Interference in Multicore Systems via Application-Aware Memory Channel Partitioning. In Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-44 '11, pages 374-385, 2011.
20. O. Mutlu and T. Moscibroda. Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors. In Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-40 '07, pages 146-160, 2007.
21. I. P. Page and J. Hagins. Improving the Performance of Buddy Systems. IEEE Transactions on Computers, 35:441-447, May 1986.
22. J. L. Peterson and T. A. Norman. Buddy Systems. Communications of the ACM, 20:421-431, June 1977.
23. K. K. Pusukuri, R. Gupta, and L. N. Bhuyan. Thread Tranquilizer: Dynamically Reducing Performance Variation. ACM Transactions on Architecture and Code Optimization, 8(4):46:1-46:21, January 2012.
24. Ramspeed. Ramspeed Benchmark. http://alasir.com/software/ramspeed/.
25. S. Rixner. Memory Controller Optimizations for Web Servers. In Proceedings of the 37th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-37 '04, pages 355-366, 2004.
26. S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens. Memory Access Scheduling. In Proceedings of the 27th Annual International Symposium on Computer Architecture, ISCA-27 '00, pages 128-138, 2000.
27. STREAM. STREAM Benchmark. http://www.cs.virginia.edu/stream.
28. K. Sudan, N. Chatterjee, D. Nellans, M. Awasthi, R. Balasubramonian, and A. Davis. Micro-pages: Increasing DRAM Efficiency with Locality-Aware Data Placement. In Proceedings of the 15th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS-15 '10, pages 219-230, 2010.
29. SysBench. Sysbench: A System Performance Benchmark. http://sysbench. sourceforge.net/.
30. UnixBench. UnixBench: A Fundamental High-level Linux Benchmark Suite. http://www.tux.org/pub/tux/benchmarks/System/unixbench/.
31. D. Wang, B. Ganesh, N. Tuaycharoen, K. Baynes, A. Jaleel, and B. Jacob. DRAMsim: A Memory System Simulator. ACM SIGARCH Computer Architecture News, 33(4):100-107, November 2005.
32. W. Wang, T. Dey, J. Mars, L. Tang, J. W. Davidson, and M. L. Soffa. Performance Analysis of Thread Mappings with a Holistic View of the Hardware Resources. In Proceedings of the 2012 IEEE International Symposium on Performance Analysis of Systems & Software, ISPASS '12, pages 156-167, 2012.
33. D. H. Yoon, M. K. Jeong, and M. Erez. Adaptive Granularity Memory Systems: A Tradeoff between Storage Efficiency and Throughput. In Proceedings of the 38th Annual International Symposium on Computer Architecture, ISCA-38 '11, pages 295-306, 2011.
34. Z. Zhang, Z. Zhu, and X. Zhang. A Permutation-based Page Interleaving Scheme to Reduce Row-buffer Conflicts and Exploit Data Locality. In Proceedings of the 33rd Annual ACM/IEEE International Symposium on Microarchitecture, MICRO-33 '00, pages 32-41, 2000.
35. H. Zheng, J. Lin, Z. Zhang, E. Gorbatov, H. David, and Z. Zhu. Minirank: Adaptive DRAM Architecture for Improving Memory Power Efficiency. In Proceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-41 '08, pages 210- 221, 2008.