Application mapping for express channel-based networks-on-chip

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2014, Pages

  Zhu, Di ^a   Chen, Lizhong ^a   Yue, Siyu ^a   Pedram, Massoud ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

application mapping; express channels; network on chip

Indexed keywords

CONFORMAL MAPPING; NETWORK-ON-CHIP; ROUTERS; VLSI CIRCUITS;

APPLICATION MAPPING; AVERAGE PACKET DELAYS; EXPRESS CHANNELS; HEURISTIC MAPPING; INTERMEDIATE ROUTERS; MAPPING ALGORITHMS; MULTIPROCESSOR SYSTEM ON CHIPS; NETWORKS ON CHIPS;

EMBEDDED SYSTEMS;

EID: 84903830822     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/DATE2014.251     Document Type: Conference Paper

References (18)

1. Balfour, J., &Dally, W. J. (2006). Design tradeoffs for tiled CMP on-chip networks. In ACM International Conference on Supercomputing.
2. Chen, G., Li, F., Son, S. W., &Kandemir, M. (2008). Application mapping for chip multiprocessors. In Design Automation Conference.
3. Cormen, T. H., Leiserson, C. E., Rivest, R. L., &Stein, C. (2001). Introduction to algorithms. MIT press.
4. Dick, R. P., Rhodes, D. L., &Wolf, W. (1998). TGFF: task graphs for free. In Proceedings of the 6th international workshop on Hardware/software codesign (pp. 97-101). IEEE Computer Society.
5. Faruque, A., Abdullah, M., Krist, R., &Henkel, J. (2008, June). ADAM: run-time agent-based distributed application mapping for on-chip communication. In Proceedings of the 45th annual Design Automation Conference (pp. 760-765). ACM.
6. Garey, M. R., &Johnson, D. S. (1979). Computers and intractability A Guide to the Theory of NP-Completeness.
7. B. Grot, J. Hestness, S. W. Keckler, and O. Mutlu (2009). Express cube topologies for on-chip interconnects. In International Symposium on High Performance Computer Architecture (pp. 163-174).
8. J. Howard, S. Dighe, Y. Hoskote, et al. (2010). A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS. In IEEE International Solid-State Circuits Conference (pp. 108-109)
9. Hu, J., &Marculescu, R. (2003). Energy-aware mapping for tile-based NoC architectures under performance constraints. In Proceedings of the ASP-DAC.
10. Jang, W., &Pan, D. Z. (2012). A3MAP: Architecture-aware analytic mapping for networks-on-chip. ACM Transactions on Design Automation of Electronic Systems (TODAES), 17(3), 26.
11. Kernighan, B. W., &Lin, S. (1970). An efficient heuristic procedure for partitioning graphs. Bell Systems Technical Journal, 49.
12. J. Kim, J. Balfour, and W. J. Dally (2007). Flattened butterfly topology for on-chip networks. In IEEE/ACM International Symposium on Microarchitecture (pp. 172-182).
13. Kuhn, H. W. (2005), The Hungarian method for the assignment problem. Naval Research Logistics.
14. Kumar, A., Peh, L.-S., Kundu, P. &Jha, Niraj K. (2007). Express virtual channels: Towards the ideal interconnection fabric. In IEEE International Symposium on Computer Architecture.
15. Lei, T., &Kumar, S. (2003, September). A two-step genetic algorithm for mapping task graphs to a network on chip architecture. In Digital System Design, 2003. Proceedings. Euromicro Symposium on (pp. 180-187). IEEE.
16. Murali, S., &De Micheli, G. (2004). Bandwidth-constrained mapping of cores onto NoC architectures. In Proceedings of the conference on Design, automation and test in Europe.
17. Sun, C., Chen, C., Kurian, G., et al. (2012). DSENT-A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling. In International Symposium on Networks-on-Chip.
18. Tilera Corporation. http://www.tilera.com/products/processors.