Rethinking algorithm-based fault tolerance with a cooperative software-hardware approach

International Conference for High Performance Computing, Networking, Storage and Analysis, SC

Volumn , Issue , 2013, Pages

  Li, Dong ^a   Chen, Zizhong ^b   Wu, Panruo ^b   Vetter, Jeffrey S ^a,c  

^a OAK RIDGE NATIONAL LABORATORY   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Adaptive resilience; Algorithm based fault tolerance; Error correcting code

Indexed keywords

ALGORITHMS; ENERGY EFFICIENCY; FAULT TOLERANCE;

ADAPTIVE RESILIENCE; ALGORITHM BASED FAULT TOLERANCE; ERROR CORRECTING CODE; IMPROVING PERFORMANCE; SCALING TESTS; SOFTWARE AND HARDWARES; SYSTEM ENERGY; TRADITIONAL APPROACHES;

HARDWARE;

EID: 84899682930     PISSN: 21674329     EISSN: 21674337     Source Type: Conference Proceeding    
DOI: 10.1145/2503210.2503226     Document Type: Conference Paper

References (42)

1. Calculating Memory System Power for DDR3, Technical Report TN-41-01. Technical report, Micron Technology, 2007.
2. OpenSPARC T2 System-On-Chip (SOC) Microarchitecture Specification. Technical report, Sun Microsystems Inc., 2008.
3. J. H. Ahn, N. P. Jouppi, C. Kozyrakis, J. Leverich, and R. S. Schreiber. Future Scaling of Processor-Memory Interfaces. In International Conference for High Performance Computing, Networking, Storage and Analysis (SC), 2009.
4. AMD. BIOS and Kernel Developer's Guide for AMD NPT Family 0Fh Processors, 2007.
5. A. H. Baker, R. D. Falgout, T. Gamblin, T. V. Kolev, M. Schulz, and U. M. Yang. Scaling Algebraic Multigrid Solvers: On the Road to Exascale. In International Conf. on Competence in HPC, 2011.
6. T. Chen, R. Raghavan, J. N. Dale, and E. Iwata. Cell broadband engine architecture and its rst implementation: A performance view. IBM Journal of Research and Development, 2007.
7. Z. Chen. Algorithm-Based Recovery for Iterative Methods without Checkpointing. In International Symposium on High-Performance Parallel and Distributed Computing (HPDC), 2011.
8. Z. Chen. Online-ABFT: An Online Algorithm Based Fault Tolerance Scheme for Soft Error Detection in Iterative Methods. In ACM SIGPLAN Symp. on Principles and Practice of Parallel Programming, 2013.
9. T. Davies and Z. Chen. Correcting Soft Errors Online in LU Factorization. Symposium on High-Performance Parallel and Distributed Computing, 2013.
10. T. Davies, C. Karlsson, H. Liu, C. Ding, and Z. Chen. High Performance Linpack Benchmark: A Fault Tolerant Implementation without Checkpointing. In International Conference on Supercomputing, 2011.
11. M. de Kruijif, S. Nomura, and K. Sankaralingam. Relax: An Architectural Framework for Software Recovery of Hardware Faults. In International Symposium on Computer Architecture (ISCA), 2010.
12. T. Dell. A White Paper On The Benets Of Chipkill-Correct ECC for PC Server Main Memory. Technical report, IBM Microelectronics Division, 1997.
13. C. Ding, C. Karlsson, H. Liu, T. Davies, and Z. Chen. Matrix Multiplication on GPUs with On-Line Fault Tolerance. In International Symposium on Parallel and Distributed Processing with Applications, 2011.
14. P. Du, A. Bouteiller, G. Bosilca, T. Herault, and J. Dongarra. Algorithm-based Fault Tolerance for Dense Matrix Factorizations. In ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP), 2012.
15. P. Du, P. Luszczek, S. Tomovand, and J. Dongarra. High Performance Dense Linear System Solver with Soft Error Resilience. In IEEE Cluster, 2011.
16. M. Erez, N. Jayasena, T. J. Knight, and W. J. Dally. Fault Tolerance Techniques for the Merrimac Streaming Supercomputer. In International Conference for High Performance Computing, Networking, Storage and Analysis (SC), 2005.
17. K. Ferreira, J. Stearley, J. H. L. III, R. Oldfield, K. Pedretti, R. Brightwell, R. Riesen, P. G. Bridges, and D. Arnold. Evaluating the Viability of Process Replication Reliability for Exascale Systems. In International Conference for High Performance Computing, Networking, Storage and Analysis, 2011.
18. C.-H. Ho, M. de Kruijif, K. Sankaralingam, B. Rountree, M. Schulz, and B. R. de Supinski. Mechanisms and Evaluation of Cross-Layer Fault-Tolerance for Supercomputing. In International Conference on Parallel Processing (ICPP), 2012.
19. M. Y. Hsiao. A Class of Optimal Minimum Odd-Weight-Column SECDED Codes. IBM Journal of Research and Development, 1970.
20. A. A. Hwang, I. Stefanovici, and B. Schroeder. Cosmic Rays Do not Strike Twice: Understanding the Nature of DRAM Errors and the Implications for System Design. In Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2012.
21. D. Li, J. S. Vetter, and W. Yu. Classifying Soft Error Vulnerabilities in Extreme-Scale Scientific Applications Using a Binary Instrumentation Tool. In International Conference for High Performance Computing, Networking, Storage and Analysis, 2012.
22. M. Li, P. Ramachandran, S. K. Sahoo, S. V. Adve, V. S. Adve, and Y. Zhou. Understanding the Propagation of Hard Errors to Software and Implications for Resilient System Design. In Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2008.
23. S. Li, K. Chen, M.-Y. Hsieh, N. Muralimanohar, C. D. Kersey, J. B. Brockman, A. F. Rodrigues, and N. P. Jouppi. System Implications of Memory Reliability in Exascale Computing. In International Conference for High Performance Computing, Networking, Storage and Analysis (SC), 2011.
24. S. Li, D. H. Yoon, K. Chen, J. Zhao, J. H. Ahn, J. B. Brockman, Y. Xie, and N. P. Jouppi. MAGE: Adaptive Granularity and ECC for Resilient and Power Efficient Memory Systems. In International Conference for High Performance Computing, Networking, Storage and Analysis (SC), 2012.
25. X. Li, M. C. Huang, K. Shen, and L. Chu. A Realistic Evaluation of Memory Hardware Errors and Software System Susceptibility. In USENIX ATC, 2010.
26. H. Liu, T. Davies, C. Ding, C. Karlsson, and Z. Chen. Algorithm-Based Recovery for Newton's Method without Checkpointing. In Workshop on Dependable Par., Distributed and Network-Centric Systems, 2011.
27. T. G. Mattson, M. Riepen, T. Lehnig, P. Brett, W. Haas, P. Kennedy, J. Howard, S. Vangal, N. Borkar, G. Ruhl, and S. Dighe. The 48-core SCC Processor: The Programmer's View. In International Conference for High Performance Computing, Networking, Storage and Analysis (SC), 2010.
28. Mcsim: A manycore simulation infrastructure. http://scale. snu. ac. kr/mcsim.
29. F. Qin, S. Lu, and Y. Zhou. SafeMem: Exploiting ECC-Memory for Detecting Memory Leaks and Memory Corruption During Production Runs. In International Symposium on High-Performance Computer Architecture (HPCA), 2005.
30. V. Reddi, A. Settle, D. Connors, and R. Cohn. Pin: A Binary Instrumentation Tool for Computer Architecture Research and Education. In Proceedings of the 2004 workshop on Computer architecture education, 2004.
31. P. Rosenfeld, E. Cooper-Balis, and B. Jacob. DRAMSim2: A Cycle Accurate Memory System Simulator. Computer Architecture Letters, 10(1):16-19, 2011.
32. S. K. Sahoo, M.-L. Li, P. Ramachandran, S. V. Adve, V. S. Adve, and Y. Zhou. Using Likely Program Invariants to Detect Hardware Errors. In International Conf. on Dependable Systems and Networks, 2008.
33. B. Schroeder, E. Pinheiro, and W.-D. Weber. DRAM errors in the wild: A Large-Scale Field Study. In SIGMETRICS, 2009.
34. C. Slayman. Impact of Error Correction Code and Dynamic Memory Recon-guration on High-Reliability/Low-Cost Server Memory. In Integrated Reliability Workshop, 2006.
35. V. Sridharan and D. Liberty. A Study of DRAM Failures in the Field. In International Conference for High Performance Computing, Networking, Storage and Analysis (SC), 2012.
36. A. N. Udipi, N. Muralimanohar, R. Balsubramonian, A. Davis, and N. P. Jouppi. LOT-ECC: Localized and Tiered Reliability Mechanisms for Commodity Memory Systems. In International Symposium on Computer Architecture (ISCA), 2012.
37. N. J. Wright, W. Pfeier, and A. Snavely. Characterizing Parallel Scaling of Scientific Applications using IPM. In International Conference on HPC, 2009.
38. P. Wu, L. Chen, L. Tan, and Z. Chen. Online Soft Error Correction in Cholesky Decomposition. UC, Riverside, Technical Report UCR-CS-13-002, 2013.
39. P. Wu, C. Ding, L. Chen, F. Gao, T. Davies, C. Karlsson, and Z. Chen. Fault Tolerant Matrix-Matrix Multiplication: Correcting Soft Errors On-line. In Workshop on Scalable Algorithms for Large-Scale Systems, 2011.
40. D. H. Yoon and M. Erez. Virtualized and Flexible ECC for Main Memory. In ASPLOS, 2010.
41. D. H. Yoon, M. K. Jeong, and M. Erez. Adaptive Granularity Memory Systems: A Tradeo between Storage Efficiency and Throughput. In International Symposium on Computer Architecture (ISCA), 2011.
42. D. H. Yoon, M. K. Jeong, M. Sullivan, and M. Erez. The Dynamic Granularity Memory System. In International Symp. on Computer Architecture, 2012.