The dynamic granularity memory system

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2012, Pages 548-559

  Yoon, Doe Hyun ^a   Jeong, Min Kyu ^b   Sullivan, Michael ^b   Erez, Mattan ^b  

^a HEWLETT PACKARD LABORATORIES   (United States)

^b The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP MULTIPROCESSOR; COARSE-GRAINED; DYNAMIC OPERATIONS; MAIN MEMORY; MANY CORE; MEMORY ACCESS; MEMORY BANDWIDTHS; MEMORY SYSTEMS; MULTI-GRANULARITY; POWER EFFICIENCY;

DATA TRANSFER;

COMPUTER ARCHITECTURE;

EID: 84864862775     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2012.6237047     Document Type: Conference Paper

References (43)

1. HPCS scalable synthetic compact application (SSCA). http://www. highproductivity.org/SSCABmks.htm.
2. Calculating memory system power for DDR3. Technical Report TN-41-01, Micron Technology, 2007.
3. D. Abts, A. Bataineh, S. Scott, G. Faanes, J. Schwarzmeier, E. Lundberg, M. Byte, and G. Schwoerer. The Cray Black Widow: A highly scalable vector multiprocessor. In Proc. The Int'l Conf. High Performance Computing, Networking, Storage, and Analysis (SC), Nov. 2007.
4. J. H. Ahn, N. P. Jouppi, C. Kozyrakis, J. Leverich, and R. S. Schreiber. Future scaling of processor-memmory interfaces. In Proc. The Int'l Conf. High Performance Computing, Networking,Storage and Analysis (SC), Nov. 2009.
5. J. H. Ahn, J. Leverich, R. Schreiber, and N. P. Jouppi. Multicore DIMM: An energy efficient memory module with independently controlled DRAMs. IEEE Computer Architecture Letters, 8(1):5-8, Jan. - Jun. 2009.
6. A. Akel, A. M. Caulfield, T. I. Mollov, R. K. Gupta, and S. Swanson. Onyx: A protoype phase-change memory storage array. In Proc. The 3rd USENIX conference on Hot topicsin storage and file systems (Hot Storage), Jun. 2011.
7. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC benchmark suite: Characterization and architectural implications. Technical Report TR-811-08, Princeton Univ., Jan. 2008.
8. T. M. Brewer. Instruction set innovations for the Convey HC- 1 computer. IEEE Micro, 30(2):70-79, 2010.
9. M. C. Carlisle and A. Rogers. Software caching and computation igration in Olden. Technical Report TR-483-95,Princeton University, 1995.
10. C. Chen, S.-H. Yang, B. Falsafi, and A. Moshovos. Accurate and complexity-effective spatial pattern prediction. In Proc. The 10th Int'l Symp. High-Performance Computer Architecture (HPCA), Feb. 2004.
11. T. J. Dell. A white paper on the benefits of chipkill-correct ECC for PC server main memory. IBM Microelectronics Division, Nov. 1997.
12. Earl Joseph II. GUPS (giga-updates per second) benchmark. http://www.dgate.org/~brg/files/dis/gups/.
13. S. Eyerman and L. Eeckhout. System-level performance metrics for multiprogram workloads. IEEE Micro, 28(3):42-53, 2008.
14. X. Fan,W.-D.Weber, and L. A. Barroso. Power provisioning for a warehouse-sized computer. In Proc. The 34th Ann. Int'lSymp. Computer Architecture (ISCA), Jun. 2007.
15. A. Gonzalez, C. Aliagas, and M. Valero. A data cache with multiple caching strategies tuned to different types of locality. In Proc. The Int'l Conf. Supercomputing (ICS), Jul. 1995.
16. G. Hamerly, E. Perelman, J. Lau, and B. Calder. SimPoint 3.0: Faster and more flexible program analysis. In Proc. The Workshop on Modeling, Benchmarking and Simulation (MoBS), Jun. 2005.
17. J. Huh, D. Burger, and S. Keckler. Exploring the design space of future cmps. In Parallel Architectures and Compilation Techniques, 2001. Proceedings. 2001 International Conference on, pages 199 -210, 2001.
18. M. K. Jeong, D. H. Yoon, and M. Erez. DrSim: A platform for flexible DRAM system research. http://lph.ece.utexas.edu/public/DrSim.
19. S. Kumar and C. Wilkerson. Exploiting spatial locality in data caches using spatial footprints. In Proc. The 25th Ann. Int'l Symp. Computer Architecture (ISCA), Jun. 1998.
20. S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, and N. P. Jouppi. McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures. In Proc. The 42nd Ann. IEEE/ACM Int'l Symp Microarchitecture (MICRO), Dec. 2009.
21. K. Lim, J. Chang, T. Mudge, P. Ranganathan, S. K. Reinhardt, and T. F. Wenisch. Disaggregated memory for expansion and sharing in blade servers. In Proc. The 36th Int'l Symp. Computer Architecture (ISCA), Jun. 2009.
22. J. S. Liptay. Structural aspects of the system/360 model 85, part II: The cache. IBM Systems Journal, 7:15-21, 1968.
23. G. H. Loh, S. Subramaniam, and Y. Xie. Zesto: A cycle-level simulator for highly detailed microarchitecture exploration. In Proc. The Int'l Symp. Performance Analysis of Software and Systems (ISPASS), Apr. 2009.
24. J. D. McCalpin. STREAM: Sustainable memory bandwidth in high performance computers. http://www.cs.virginia.edu/stream/.
25. Micron Corp. Micron 1 Gb ×4, ×8, ×16, DDR3 SDRAM: MT41J256M4, MT41J128M8, and MT41J64M16, 2006.
26. N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi. CACTI 6.0: A tool to model large caches. Technical Report HPL-2009-85, HP Labs, Apr. 2009.
27. R. C. Murphy and P. M. Kogge. On the memory accesspatterns of supercoputer applications: Benchmark selection and its implications. IEEE Transactions on Computers, 56(7):937-945, Jul. 2007.
28. D. A. Patterson, G. Gibson, and R. H. Katz. A case for redundant arrays of inexpensive disks (RAID). In Proc. The ACM SIGMOD International Conference on Management of data, Jun. 1988.
29. M. K. Qureshi, M. A. Suleman, and Y. N. Patt. Line distillation: Increasing cache capacity by filtering unused words in ache lines. In Proc. The 13th Int'l Symp. High Performance Computer Architecture (HPCA), Feb. 2007.
30. S. Rixner, W. J. Dally, U. J. Kapasi, P. R. Mattson, and J. D. Owens. Memory access scheduling. In Proc. The 27th Ann. Int'l Symp. Computer Architecture (ISCA), Jun. 2000.
31. J. B. Rothman and A. J. Smith. The pool of subsectors cache design. In Proc. The 13th Int'l Conf. Supercomputing (ICS), Jun. 1999.
32. A. Seznec. Decoupled sectored caches: Conciliating low tag implementation cost. In Proc. the 21st Ann. Int'l Symp. Computer Architecture (ISCA), Apr. 1994.
33. C. Slayman. Impact and mitigation of DRAM and SRAM soft errors. IEEE SCV Reliability Seminar http://www.ewh.ieee.org/r6/scv/rl/articles/ Soft%20Error%20mitigation.pdf, May 2010.
34. S. Somogyi, T. F. Wenisch, A. Ailamaki, B. Falsafi, and A. Moshovos. Spatial memory streaming. In Proc. The 33rd Ann. Int'l Symp. Computer Architecture (ISCA), Jun. 2006.
35. Standard Performance Evaluation Corporation. SPEC CPU 2006. http://www.spec.org/cpu2006/, 2006.
36. Violin Memory Inc. Scalable memory applicance. http://violin-memory.com/ DRAM.
37. n + 1 multiplication. Journal of VLSI Signal Processing, 14:241-248, Dec. 1996.
38. F. A. Ware and C. Hampel. Improving power and data efficiency with threaded memory modules. In Proc. The Int'l Conf. Computer Design (ICCD), Oct. 2006.
39. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 programs: Characterization and methodological considerations. In Proc. The 22nd Ann. Int'l Symp. Computer Architecture (ISCA), Jun. 1995.
40. D. H. Yoon and M. Erez. Virtualized and flexible ECC for main memory. In Proc. The 15th Int'l. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), Mar. 2010.
41. D. H. Yoon, M. K. Jeong, and M. Erez. Adaptive granularity memory systems: A tradeoff between storage efficiency and throughput. In Proc. The 38th Ann. Int'l Symp. Computer Architecture (ISCA), 2011.
42. Z. Zhang, Z. Zhu, and X. Zhang. A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data ocality. In Proc. The 33rd IEEE/ACM Int'l Symp. Microarchitecture (MICRO), Dec. 2000.
43. H. Zheng, J. Lin, Z. Zhang, E. Gorbatov, H. David, and Z. Zhu. Mini-rank: Adaptive DRAM architecture for improving memory power efficiency. In Proc. The 41st IEEE/ACM Int'l Symp. Microarchitecture (MICRO), Nov. 2008.