RelaxReplay: Record and replay for relaxed-consistency multiprocessors

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2014, Pages 223-237

  Honarmand, Nima ^a   Torrellas, Josep ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

Memory race recording; Record and deterministic replay; Relaxed consisten

Indexed keywords

COHERENCE PROTOCOL; COMPLETE SOLUTIONS; CURRENT PROCESSORS; DETERMINISTIC REPLAY; MEMORY RACE RECORDINGS; MULTI-THREADED PROGRAMS; RELAXED CONSISTEN; TOTAL STORE ORDER;

HARDWARE; MULTICORE PROGRAMMING;

MULTIPROCESSING SYSTEMS;

EID: 84897757780     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2541940.2541979     Document Type: Conference Paper

References (36)

1. H. Agrawal, R. A. DeMillo, and E. H. Spafford. An Execution-Backtracking Approach to Debugging. IEEE Software, 8(3), May 1991.
2. ARM. ARM Architecture Reference Manual, ARMv7-A and ARMv7-R Edition Issue C, July 2012.
3. A. Basu, J. Bobba, and M. D. Hill. Karma: Scalable Deterministic Record-Replay. In ICS, June 2011.
4. B. H. Bloom. Space/Time Trade-Offs in Hash Coding with Allowable Errors. Comm. of the ACM, 11(7), July 1970.
5. T. Bressoud and F. Schneider. Hypervisor-Based Fault-Tolerance. ACM TOCS, 14(1), February 1996.
6. Y. Chen, W. Hu, T. Chen, and R. Wu. LReplay: A Pending Period Based Deterministic Replay Scheme. In ISCA, June 2010.
7. B. Cully, G. Lefebvre, D. Meyer, M. Feeley, N. Hutchinson, and A. Warfield. Remus: High Availability via Asynchronous Virtual Machine Replication. In NSDI, April 2008.
8. G. W. Dunlap, S. T. King, S. Cinar, M. A. Basrai, and P. M. Chen. ReVirt: Enabling Intrusion Analysis through Virtual-Machine Logging and Replay. In OSDI, December 2002.
9. N. Honarmand, N. Dautenhahn, J. Torrellas, S. T. King, G. Pokam, and C. Pereira. Cyrus: Unintrusive Application-Level Record-Replay for Replay Parallelism. In ASPLOS, March 2013.
10. D. R. Hower and M. D. Hill. Rerun: Exploiting Episodes for Lightweight Memory Race Recording. In ISCA, June 2008.
11. A. Joshi, S. T. King, G. W. Dunlap, and P. M. Chen. Detecting Past and Present Intrusions Through Vulnerability-Specific Predicates. In SOSP, October 2005.
12. S. T. King and P. M. Chen. Backtracking Intrusions. In SOSP, October 2003.
13. S. T. King, G. W. Dunlap, and P. M. Chen. Debugging Operating Systems with Time-Traveling Virtual Machines. In USENIX Ann. Tech. Conf., April 2005.
14. L. Lamport. How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs. IEEE Trans. Comput., 28(9), September 1979.
15. D. Lee, M. Said, S. Narayanasamy, Z. Yang, and C. Pereira. Offline Symbolic Analysis for Multi-Processor Execution Replay. In MICRO, December 2009.
16. D. Lee, B. Wester, K. Veeraraghavan, S. Narayanasamy, P. M. Chen, and J. Flinn. Respec: Efficient Online Multiprocessor Replay via Speculation and External Determinism. In ASPLOS, March 2010.
17. D. Lee, M. Said, S. Narayanasamy, and Z. Yang. Offline Symbolic Analysis to Infer Total Store Order. In HPCA, February 2011.
18. P. Montesinos, L. Ceze, and J. Torrellas. DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Efficiently. In ISCA, June 2008.
19. P. Montesinos, M. Hicks, S. T. King, and J. Torrellas. Capo: A Software-Hardware Interface for Practical Deterministic Multiprocessor Replay. In ASPLOS, March 2009.
20. S. Narayanasamy, G. Pokam, and B. Calder. BugNet:Continuously Recording Program Execution for Deterministic Replay Debugging. In ISCA, June 2005.
21. S. Narayanasamy, C. Pereira, and B. Calder. Recording Shared Memory Dependencies Using Strata. In ASPLOS, Oct 2006.
22. S. Park, Y. Zhou,W. Xiong, Z. Yin, R. Kaushik, K. H. Lee, and S. Lu. PRES: Probabilistic Replay with Execution Sketching on Multiprocessors. In SOSP, October 2009.
23. G. Pokam, C. Pereira, K. Danne, R. Kassa, and A.-R. Adl-Tabatabai. Architecting a Chunk-Based Memory RaceRecorder in Modern CMPs. In MICRO, December 2009.
24. G. Pokam, C. Pereira, S. Hu, A.-R. Adl-Tabatabai, J. Gottschlich, H. Jungwoo, and Y. Wu. CoreRacer: A Practical Memory Race Recorder for Multicore x86 TSO Processors. In MICRO, December 2011.
25. G. Pokam, K. Danne, C. Pereira, R. Kassa, T. Kranich, S. Hu, J. Gottschlich, N. Honarmand, N. Dautenhahn, S. T. King, and J. Torrellas. QuickRec: Prototyping an Intel Architecture Extension for Record and Replay of Multithreaded Programs. In ISCA, June 2013.
26. Power.org. Power ISATM Version 2.06 Revision B, July 2010.
27. X. Qian, H. Huang, B. Sahelices, and D. Qian. Rainbow: Efficient Memory Dependence Recording with High Replay Parallelism for Relaxed Memory Model. In HPCA, Feb 2013.
28. D. J. Sorin, M. D. Hill, and D. A. Wood. A Primer on Memory Consistency and Cache Coherence. Morgan & Claypool Publishers, 1st edition, 2011.
29. S. M. Srinivasan, S. Kandula, C. R. Andrews, and Y. Zhou. Flashback: A Lightweight Extension for Rollback and Deterministic Replay for Software Debugging. In USENIX Ann. Tech. Conf., June 2004.
30. Tilera. Tile Processor User Architecture Manual Rel. 2.4, November 2011.
31. J. Torrellas, L. Ceze, J. Tuck, C. Cascaval, P. Montesinos, W. Ahn, and M. Prvulovic. The Bulk Multicore Architecture for Improved Programmability. Comm. of the ACM, 52(12), 2009.
32. K. Veeraraghavan, D. Lee, B. Wester, J. Ouyang, P. M. Chen, J. Flinn, and S. Narayanasamy. DoublePlay: Parallelizing Sequential Logging and Replay. In ASPLOS, March 2011.
33. G. Voskuilen, F. Ahmad, and T. N. Vijaykumar. Timetraveler: Exploiting Acyclic Races for Optimizing Memory Race Recording. In ISCA, June 2010.
34. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In ISCA, June 1995.
35. M. Xu, R. Bodik, and M. D. Hill. A "Flight Data Recorder" for Enabling Full-System Multiprocessor Deterministic Replay. In ISCA, June 2003.
36. M. Xu, R. Bodik, and M. D. Hill. A Regulated Transitive Reduction (RTR) for Longer Memory Race Recording. In ASPLOS, 2006.