Recording shared memory dependencies using strata

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2006, Pages 229-240

  Narayanasamy, Satish ^a   Pereira, Cristiano ^a   Calder, Brad ^a,b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b MICROSOFT   (United States)

Author keywords

Debugging; Dependencies; Logging; Replay; Shared memory; Strata

Indexed keywords

LOGGING; MEMORY OPERATIONS; SHARED MEMORY;

COMPUTER PROGRAM LISTINGS; DATA RECORDING; SOFTWARE ARCHITECTURE; STORAGE ALLOCATION (COMPUTER); SUPERVISORY AND EXECUTIVE PROGRAMS;

PROGRAM DEBUGGING;

EID: 34249779799     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1168857.1168886     Document Type: Conference Paper

References (13)

1. D. F. Bacon and S. C. Goldstein. Hardware assisted replay of multiprocessor programs. In Pmceedings of the 1991 ACM/ONR Workshop on Parallel and Distributed Debugging, pages 194-206. ACM Press, 1991.
2. J. Choi and H. Srinivasan. Deterministic replay of java multithreaded applications. In Pmceedings of the SIGMETRICS Symposium on Parallel and Distributed Tools, pp. 48-59, Welches, Oregon, 1998.
3. T. J. LeBlanc and J. M. Mellor-Crummey. Debugging parallel programs with instant replay. IEEE Transaction on Computers, 36(4):471-482, 1987.
4. C. K Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood. Pin: Building customized program analysis tools with dynamic instrumentation. In Programming Language Design and Implementation, Chicago, IL, June 2005.
5. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hållberg, J. Högberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system simulation platform. IEEE Computer, 35(2):50-58, 2002.
6. S. Narayanasamy, G. Pokam, and B. Calder. Bugnet: Continuously recording program, execution for deterministic replay debugging. In 32nd Annual International Symposium on Computer Architecture, June 2005.
7. R. H. B. Netzer. Optimal tracing and replay for debugging sharedmemory parallel programs. In Proceedings of the ACM/ONR Workshop on Parallel and Distributed Debugging, pages 1-11, 1993.
8. M. Prvulovic. Cord: Cost-effective (and nearly overhead-free) order-recording and data race detection. In International Symposium on High-Performance Computer Architecture, Feb 2005.
9. M. Prvulovic and J. Torreias. Reenact: Using thread-level speculation mechanisms to debug data races in multithreaded codes. In 30th Annual International Symposium on Computer Architecture, San Diego, CA, June 2003.
10. S. Sethumadhavan, R.Desikan, D.Burger, C.R.Moore, and S.W.Kecler. Scalable hardware memory disambiguation for high ilp processors. In International Symposium on Microarchitecture, 2004.
11. D. J. Sorin, M. M. K. Martin, M. D. Hill, and D. A. Wood. Safetynet: Improving the availability of shared-memory multiprocessors with global checkpoint/recovery. In Proceedings of the 29th Annual International Symposium on Computer Architecture, pages 123-134, 2002.
12. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The splash-2 programs: Characterization and methodological considerations. In. 22nd Annual International Symposium on Computer Architecture, pages 24-36, 1995.
13. M. Xu, R. Bodik, and M. Hill. A flight data recorder for enabling full-system, multiprocessor deterministic replay. In 30th Annual International Symposium on Computer Architecture, San Diego, CA, 2003.