Cyrus: Unintrusive application-level record-replay for replay parallelism

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2013, Pages 193-206

  Honarmand, Nima ^a   Dautenhahn, Nathan ^a   Torrellas, Josep ^a   King, Samuel T ^a   Pokam, Gilles ^b   Pereira, Cristiano ^b  

^a University of Illinois at Urbana Champaign   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

Application level parallel replay; Backend log processing; Deterministic replay; Source only recording; Unintrusive hardware assisted recording

Indexed keywords

APPLICATION-LEVEL PARALLEL REPLAY; D.1.3 [PROGRAMMING TECHNIQUES]: CONCURRENT PROGRAMMING - PARALLEL PROGRAMMING; DETERMINISTIC REPLAY; HARDWARE-ASSISTED; MULTIPLE DATA STREAM ARCHITECTURES (MULTIPROCESSORS); PROCESSOR ARCHITECTURES; SOFTWARE MODIFICATION; SOURCE-ONLY RECORDING;

COMPUTER ARCHITECTURE; FAULT TOLERANCE; HARDWARE; PARALLEL PROGRAMMING; SPEED;

PARALLEL PROCESSING SYSTEMS;

EID: 84875675910     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2451116.2451138     Document Type: Conference Paper

References (38)

1. H. Agrawal et al. An Execution-Backtracking Approach to Debugging. IEEE Software, 8(3), May 1991.
2. G. Altekar and I. Stoica. ODR: Output-deterministic replay for multicore debugging. In Symposium on Operating Systems Principles, 2009.
3. A. Basu et al. Karma: Scalable deterministic record-replay. In Int. Conference on Supercomputing, 2011.
4. B. Bloom. Space/Time Trade-Offs in Hash Coding with Allowable Errors. Communications of the ACM, 11(7), July 1970.
5. T. Bressoud and F. Schneider. Hypevisor-based fault-tolerance. ACM Transactions on Computer Systems, 14(1), Feb 1996.
6. A. Charlesworth. Starfire: Extending the SMP Envelope. IEEE Micro, 18(1), Jan. 1998.
7. Y. Chen et al. LReplay: A pending period based deterministic replay scheme. In Int. Symposium on Computer Architecture, 2010.
8. J.-D. Choi and H. Srinivasan. Deterministic replay of Java multithreaded applications. In Symposium on Parallel and Distributed Tools, 1998.
9. B. Cully et al. Remus: High availability via asynchronous virtual machine replication. In USENIX Symposium on Networked Systems Design and Implementation, 2008.
10. G. W. Dunlap et al. ReVirt: Enabling intrusion analysis through virtual-machine logging and replay. In Symposium on Operating Systems Design and Implementation, 2002.
11. G. W. Dunlap et al. Execution replay of multiprocessor virtual machines. In Int. Conference on Virtual Execution Environments, 2008.
12. A. Forin. Debugging of heterogeneous parallel systems. In Workshop on Parallel and Distributed Debugging, 1988.
13. D. R. Hower and M. D. Hill. Rerun: Exploiting Episodes for Lightweight Memory Race Recording. In Int. Symposium on Computer Architecture, 2008.
14. S. T. King and P. M. Chen. Backtracking intrusions. In Symposium on Operating Systems Principles, 2003.
15. S. T. King et al. Debugging operating systems with time-traveling virtual machines. In USENIX Annual Technical Conference, 2005.
16. O. Laadan et al. Transparent, lightweight application execution replay on commodity multiprocessor operating systems. In SIGMETRICS Int. Conference on Measurement and Modeling of Computer Systems, 2010.
17. L. Lamport. Time, clocks, and the ordering of events in a distributed system. Communications of the ACM, 21(7), July 1978.
18. T. J. LeBlanc and J. M. Mellor-Crummey. Debugging Parallel Programs with Instant Replay. IEEE Trans. Comput., 36(4), Apr. 1987.
19. D. Lee et al. Offline symbolic analysis for multi-processor execution replay. In Int. Symposium on Microarchitecture, 2009.
20. D. Lee et al. Respec: Efficient online multiprocessor replayvia speculation and external determinism. In Int. Conference on Architectural Support for Programming Languages and Operating Systems, 2010.
21. D. Lee et al. Offline symbolic analysis to infer Total Store Order. In Int. Symposium on High Performance Computer Architecture, 2011.
22. P. S. Magnusson et al. Simics: A Full System Simulation Platform. IEEE Computer, 35(2), February 2002.
23. P. Montesinos et al. DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Efficiently. In Int. Symposium on Computer Architecture, 2008.
24. P. Montesinos et al. Capo: A software-hardware interface for practical deterministic multiprocessor replay. In Int. Conference on Architectural Support for Programming Languages and Operating Systems, 2009.
25. S. Narayanasamy et al. BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging. In Int. Symposium on Computer Architecture, 2005.
26. S. Narayanasamy et al. Recording shared memory dependencies using strata. In Int. Conference on Architectural Support for Programming Languages and Operating Systems, 2006.
27. D. Z. Pan and M. A. Linton. Supporting reverse execution for parallel programs. In Workshop on Parallel and Distributed Debugging, 1988.
28. S. Park et al. PRES: Probabilistic replay with execution sketching on multiprocessors. In Symposium on Operating Systems Principles, 2009.
29. H. Patil et al. PinPlay: A framework for deterministic replay and reproducible analysis of parallel programs. In Int. Symposium on Code Generation and Optimization, 2010.
30. G. Pokam et al. Architecting a chunk-based memory race recorder in modern CMPs. In Int. Symposium on Microarchitecture, 2009.
31. G. Pokam et al. CoreRacer: A practical memory race recorder for multicore x86 TSO processors. In Int. Symposium on Microarchitecture, 2011.
32. M. Russinovich and B. Cogswell. Replay for concurrent nondeterministic shared-memory applications. In Programming Language Design and Implementation, 1996.
33. S. M. Srinivasan et al. Flashback: a lightweight extension for rollback and deterministic replay for software debugging. In USENIX Annual Technical Conference, 2004.
34. K. Veeraraghavan et al. DoublePlay: Parallelizing sequential logging and replay. In Int. Conference on Architectural Support for Programming Languages and Operating Systems, 2011.
35. G. Voskuilen et al. Timetraveler: Exploiting acyclic races for optimizing memory race recording. In Int. Symposium on Computer Architecture, 2010.
36. M. Xu et al. A "flight data recorder" for enabling full-system multiprocessor deterministic replay. In Int. Symposium on Computer Architecture, 2003.
37. M. Xu et al. A regulated transitive reduction (RTR) for longer memory race recording. In Int. Conference on Architectural Support for Programming Languages and Operating Systems, 2006.
38. M. Yuffe et al. A fully integrated multi-CPU, GPU and memory controller 32nm processor. In Int. Solid-State Circuits Conference, 2011.