-
1
-
-
84893911972
-
A 0.9 pJ/bit, 12.8 GByte/s wideIO memory interface in a 3D-IC NoC-based MPSoC
-
D. Dutoit et all., "A 0.9 pJ/bit, 12.8 GByte/s wideIO memory interface in a 3D-IC NoC-based MPSoC," VLSI Symposium, Kyoto, Japan, June 2013.
-
VLSI Symposium, Kyoto, Japan, June 2013
-
-
Dutoit, D.1
-
2
-
-
84893910619
-
-
DOCEA Power, Inc. www.doceapower.com
-
-
-
-
3
-
-
79960899050
-
-
1st Edition. Springer
-
A. Papanikolaou, D. Soudris, and R. Radojcic, Three dimensional system integration IC stacking process and design, 1st Edition. Springer, 2010, p. 254.
-
(2010)
Three Dimensional System Integration IC Stacking Process and Design
, pp. 254
-
-
Papanikolaou, A.1
Soudris, D.2
Radojcic, R.3
-
4
-
-
50849108147
-
Static and Dynamic Temperature-Aware Scheduling for Multiprocessor SoCs
-
Sep.
-
A. K. Coskun, T. T. Rosing, K. A. Whisnant, and K. C. Gross, "Static and Dynamic Temperature-Aware Scheduling for Multiprocessor SoCs," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 16, no. 9, pp. 1127-1140, Sep. 2008.
-
(2008)
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
, vol.16
, Issue.9
, pp. 1127-1140
-
-
Coskun, A.K.1
Rosing, T.T.2
Whisnant, K.A.3
Gross, K.C.4
-
5
-
-
84872855627
-
A Study of Tapered 3-D TSVs for Power and Thermal Integrity
-
Feb.
-
A. Todri, S. Kundu, P. Girard, A. Bosio, L. Dilillo, and A. Virazel, "A Study of Tapered 3-D TSVs for Power and Thermal Integrity," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 2, pp. 306-319, Feb. 2013.
-
(2013)
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
, vol.21
, Issue.2
, pp. 306-319
-
-
Todri, A.1
Kundu, S.2
Girard, P.3
Bosio, A.4
Dilillo, L.5
Virazel, A.6
-
6
-
-
79957661092
-
Steady state and transient thermal analysis of hot spots in 3D stacked ICs using dedicated test chips
-
H. Oprins, V. Cherman, M. Stucchi, B. Vandevelde, G. Van der Plas, P. Marchal, and E. Beyne, "Steady state and transient thermal analysis of hot spots in 3D stacked ICs using dedicated test chips," in 2011 27th Annual IEEE Semiconductor Thermal Measurement and Management Symposium, 2011, pp. 131-137.
-
(2011)
2011 27th Annual IEEE Semiconductor Thermal Measurement and Management Symposium
, pp. 131-137
-
-
Oprins, H.1
Cherman, V.2
Stucchi, M.3
Vandevelde, B.4
Van Der Plas, G.5
Marchal, P.6
Beyne, E.7
-
7
-
-
79953307231
-
Fine grain thermal modeling and experimental validation of 3D-ICs
-
Apr.
-
H. Oprins, A. Srinivasan, M. Cupak, V. Cherman, C. Torregiani, M. Stucchi, G. Van der Plas, P. Marchal, B. Vandevelde, and E. Cheng, "Fine grain thermal modeling and experimental validation of 3D-ICs," Microelectronics Journal, vol. 42, no. 4, pp. 572-578, Apr. 2011.
-
(2011)
Microelectronics Journal
, vol.42
, Issue.4
, pp. 572-578
-
-
Oprins, H.1
Srinivasan, A.2
Cupak, M.3
Cherman, V.4
Torregiani, C.5
Stucchi, M.6
Van Der Plas, G.7
Marchal, P.8
Vandevelde, B.9
Cheng, E.10
-
8
-
-
84866859437
-
Numerical and experimental characterization of the thermal behavior of a packaged DRAM-on-logic stack
-
H. Oprins, V. O. Cherman, B. Vandevelde, G. Van der Plas, P. Marchal, and E. Beyne, "Numerical and experimental characterization of the thermal behavior of a packaged DRAM-on-logic stack," in 2012 IEEE 62nd Electronic Components and Technology Conference, 2012, pp. 1081-1088.
-
(2012)
2012 IEEE 62nd Electronic Components and Technology Conference
, pp. 1081-1088
-
-
Oprins, H.1
Cherman, V.O.2
Vandevelde, B.3
Van Der Plas, G.4
Marchal, P.5
Beyne, E.6
-
9
-
-
78651325862
-
Thermal test vehicle for the validation of thermal modelling of hot spot dissipation in 3D stacked ICs
-
H. Oprins, V. Cherman, C. Torregiani, M. Stucchi, B. Vandevelde, and E. Beyne, "Thermal test vehicle for the validation of thermal modelling of hot spot dissipation in 3D stacked ICs," in 3rd Electronics System Integration Technology Conference ESTC, 2010, pp. 1-6.
-
3rd Electronics System Integration Technology Conference ESTC, 2010
, pp. 1-6
-
-
Oprins, H.1
Cherman, V.2
Torregiani, C.3
Stucchi, M.4
Vandevelde, B.5
Beyne, E.6
-
11
-
-
33746400169
-
HotSpot: A compact thermal modeling methodology for early-stage VLSI design
-
May
-
W. Huang, S. Ghosh, S. Velusamy, K. Sankaranarayanan, K. Skadron, and M. R. Stan, "HotSpot: a compact thermal modeling methodology for early-stage VLSI design," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, no. 5, pp. 501-513, May 2006.
-
(2006)
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
, vol.14
, Issue.5
, pp. 501-513
-
-
Huang, W.1
Ghosh, S.2
Velusamy, S.3
Sankaranarayanan, K.4
Skadron, K.5
Stan, M.R.6
-
12
-
-
84877782273
-
Compact nonlinear thermal modeling of packaged integrated systems
-
Z. Liu, S. X.-D. Tan, H. Wang, S. Swarup, and A. Gupta, "Compact nonlinear thermal modeling of packaged integrated systems," in 2013 18th Asia and South Pacific Design Automation Conference (ASPDAC), 2013, pp. 157-162.
-
(2013)
2013 18th Asia and South Pacific Design Automation Conference (ASPDAC)
, pp. 157-162
-
-
Liu, Z.1
Tan, S.X.-D.2
Wang, H.3
Swarup, S.4
Gupta, A.5
-
13
-
-
84874495772
-
Thermal characterization of TSV based 3D stacked ICs
-
S. Swarup, S. X.-D. Tan, and Z. Liu, "Thermal characterization of TSV based 3D stacked ICs," in 2012 IEEE 21st Conference on Electrical Performance of Electronic Packaging and Systems, 2012, pp. 335-338.
-
(2012)
2012 IEEE 21st Conference on Electrical Performance of Electronic Packaging and Systems
, pp. 335-338
-
-
Swarup, S.1
Tan, S.X.-D.2
Liu, Z.3
-
14
-
-
84866864678
-
Electrical, thermal and mechanical impact of 3D TSV and 3D stacking technology on advanced CMOS devices - Technology directions
-
E. Beyne, "Electrical, thermal and mechanical impact of 3D TSV and 3D stacking technology on advanced CMOS devices - Technology directions," in 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International, 2012, pp. 1-6.
-
(2012)
2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International
, pp. 1-6
-
-
Beyne, E.1
-
15
-
-
77950958016
-
Compact thermal modeling of hot spots in advanced 3D-stacked ICs
-
C. Torregiani, H. Oprins, B. Vandevelde, E. Beyne, and I. De Wolf, "Compact thermal modeling of hot spots in advanced 3D-stacked ICs," in 2009 11th Electronics Packaging Technology Conference, 2009, pp. 131-136.
-
(2009)
2009 11th Electronics Packaging Technology Conference
, pp. 131-136
-
-
Torregiani, C.1
Oprins, H.2
Vandevelde, B.3
Beyne, E.4
De Wolf, I.5
|