Quality of service capabilities for hard real-time applications on multi-core processors

ACM International Conference Proceeding Series

Volumn , Issue , 2013, Pages 151-160

  Nowotsch, Jan ^a   Paulitsch, Michael ^a  

^a AIRBUS GROUP INNOVATIONS   (Germany)

Author keywords

avionics; multi core; QoS; real time systems; WCET

Indexed keywords

HARD REAL-TIME SYSTEMS; MULTI CORE; MULTI-CORE PROCESSOR; MULTIPLE APPLICATIONS; SINGLE-CORE PROCESSORS; WCET; WORST-CASE EXECUTION; WORST-CASE EXECUTION TIME;

AVIONICS; PRIVATIZATION; QUALITY OF SERVICE;

REAL TIME SYSTEMS;

EID: 84893444231     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2516821.2516826     Document Type: Conference Paper

References (35)

1. H. Agrou, P. Sainrat, M. Gatti, and P. Toillon. Mastering the behavior of multi-core systems to match avionics requirements. 31st IEEE/AIAA Digital Avionics Systems Conference, 2012.
2. ARINC. ARINC 653: Avionics application software standard interface, 2003.
3. P. Atanassov, R. Kirner, and P. Puschner. Using real hardware to create an accurate timing model for execution-time analysis. 2001.
4. A. Betts. Hybrid Measurement-Based WCET Analysis using Instrumentation Point Graphs. PhD thesis, University of York, 2010.
5. P. Binns. A robust high-performance time partitioning algorithm: the digital engine operating system (DEOS) approach. 20th Digital Avionics Systems Conf., 2001.
6. F. Boniol, H. Cassé, E. Noulard, and C. Pagetti. Deterministic execution model on COTS hardware. Proc. of 25st Int. Conf. on Architecture of computing systems, 2012.
7. S. Chattopadhyay, C. L. Kee, A. Roychoudhury, T. Kelter, P. Marwedel, and H. Falk. A unified WCET analysis framework for multi-core platforms. Proc. of 18th Real Time and Embedded Technology and Applications Symposium, 2012.
8. S. Chattopadhyay, A. Roychoudhury, and T. Mitra. Modeling shared cache and bus in multi-cores for timing analysis. Proc. of 13th Int. Workshop on Software & Compilers for Embedded Systems, 2010.
9. C. Cullmann, C. Ferdinand, G. Gebhard, D. Grund, C. Maiza, J. Reineke, B. Triquet, and R. Wilhelm. Predictability considerations in the design of multi-core embedded systems. Ingenieurs de l'Automobile, 2010.
10. D. Dasari, B. Akesson, M. A. Awan, and S. M. Petters. Identifying the sources of unpredictability in COTS-based multicore systems. 8th IEEE Int. Symposium on Industrial Embedded Systems, 2013.
11. J. Diemer and R. Ernst. Back suction: Service guarantees for latency-sensitive on-chip networks. Proc. of 4th ACM/IEEE Int. Symposium on Network-on-Chip, 2010.
12. C. Dubout and F. Fleuret. Exact acceleration of linear object detectors. Proc. of 12th European Conf. on Computer Vision, 2012.
13. D. Hardy, T. Piquet, and I. Puaut. Using bypass to tighten WCET estimates for multi-core processors with shared instruction caches. Proc. of 30th IEEE Real-Time Systems Symposium, 2009.
14. R. Inam, M. Sjödin, and M. Jägemar. Bandwidth measurement using performance counters for predictable multicore software. 17th IEEE Conf. on Emerging Technologies & Factory Automation, 2012.
15. M. Jahre, M. Grannaes, L. Natvig, and I. Science. A quantitative study of memory system interference in chip multiprocessor architectures. High Performance Computing and Communications, 2009.
16. T. Kelter, H. Falk, P. Marwedel, S. Chattopadhyay, and A. Roychoudhury. Bus-aware multicore WCET analysis through TDMA offset bounds. Proc. of 23rd Euromicro Conf. on Real-Time Systems, 2011.
17. R. Kirner, I. Wenzel, B. Rieder, and P. Puschner. Using measurements as a complement to static worst-case execution time analysis. In Intelligent Systems at the Service of Mankind. UBooks Verlag, 2006.
18. O. Kotoba, J. Nowotsch, M. Paulitsch, S. M. Petters, and H. Theiling. Multi-core in real-time systems - temporal isolation challenges due to shared resources. Proc. of Workshop on Industry-Driven Approaches for Cost-effective Certification of Safety-Critical, Mixed-Criticality Systems (at DATE Conf.), 2013.
19. Y. Li, V. Suhendra, Y. Liang, T. Mitra, and A. Roychoudhury. Timing analysis of concurrent programs running on shared cache multi-cores. Proc. of 30th IEEE Real-Time Systems Symposium, 2009.
20. J. Mische, I. Guliashvili, S. Uhrig, and T. Ungerer. How to enhance a superscalar processor to provide hard real-time capable in-order SMT. Proc. of 23st Int. Conf. on Architecture of computing systems, 2010.
21. J. Mische, S. Uhrig, F. Kluge, and T. Ungerer. Exploiting spare resources of in-order SMT processors executing hard real-time threads. IEEE Int. Conf. on Computer Design, 2008.
22. J. Nowotsch and M. Paulitsch. Leveraging multi-core computing architectures in avionics. Proc. of 9th European Dependable Computing Conf., 2012.
23. J. Nowotsch, M. Paulitsch, D. Bühler, H. Theiling, S. Wegener, and M. Schmidt. Multi-core interference-sensitive WCET analysis leveraging runtime resource capacity enforcement. submitted for review to RTAS 2014, also available as technical report.
24. R. Pellizzoni, E. Betti, S. Bak, G. Yao, J. Criswell, M. Caccamo, and R. Kegley. A predictable execution model for COTS-based embedded systems. Proc. of 17th IEEE Real-Time and Embedded Technology and Applications Symposium, 2011.
25. R. Pellizzoni, A. Schranzhofer, J.-J. Chen, M. Caccamo, and L. Thiele. Worst case delay analysis for memory interference in multicore systems. Proc. of Conf. on Design, Automation and Test in Europe, 2010.
26. P. Radojkovic, S. Girbal, A. Grasset, E. Quinones, S. Yehia, and F. J. Cazorla. On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments. ACM Transactions on Architecture and Code Optimization, 2012.
27. RTCA. DO-178C/ED-12C - software considerations in airborne systems and equipment certification, 2012.
28. A. Schranzhofer, J.-j. Chen, and L. Thiele. Timing predictability on multi-processor systems with shared resources. Embedded Systems Week - Workshop on Reconciling Performance with Predictability, 2009.
29. J. Souyris, E. Le Pavec, G. Himbert, V. Jegu, and G. Borios. Computing the worst case execution time of an avionics program by abstract interpretation. Proc. of 5th Int. Workshop on Worst-Case Execution Time (WCET) Analysis, 2005.
30. The Embedded Microprocessor Benchmark Consortium. EEMBC AutoBench 1.1. http://www.eembc.org/benchmark/automotive-sl.php.
31. S. Thesing, R. Heckmann, J. Souyris, F. Randimbivololona, M. Langenbach, R. Wilhelm, and C. Ferdinand. An abstract interpretation-based timing validation of hard real-time avionics software. Proc. of 33th Int. Conf. on Dependable Systems and Networks, 2003.
32. R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing, D. Whalley, G. Bernat, C. Ferdinand, R. Heckmann, T. Mitra, F. Mueller, I. Puaut, P. Puschner, and J. Staschulat. The worst-case execution time problem - overview of methods and survey of tools. ACM Transactions on Embedded Computing Systems, 2008.
33. R. Wilhelm, D. Grund, J. Reineke, M. Schlickling, M. Pister, and C. Ferdinand. Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009.
34. A. Wilson, W. River, T. Preyssler, and W. River. Incremental certification and integrated modular avionics. Proc. of 27th IEEE/AIAA Digital Avionics Systems Conf., 2008.
35. J. Yan and W. Zhang. WCET analysis for multi-core processors with shared L2 instruction caches. Proc. of 14th IEEE Real-Time and Embedded Technology and Applications Symposium, 2008.