Mastering the behavior of multi-core systems to match avionics requirements

AIAA/IEEE Digital Avionics Systems Conference - Proceedings

Volumn , Issue , 2012, Pages

  Agrou, Hicham ^a   Sainrat, Pascal ^a   Gatti, Marc ^b   Toillon, Patrice ^b  

^a IRIT   (France)

^b THALES AVIONICS   (France)

Author keywords

[No Author keywords available]

Indexed keywords

BLACK BOXES; DESIGN PRINCIPLES; EMBEDDED COMPUTERS; EXPERIMENTAL ANALYSIS; MULTI-CORE PROCESSOR; MULTI-CORE SYSTEMS; PERSONAL USE; WHITE BOX;

DATA PROCESSING; DIGITAL AVIONICS;

MICROPROCESSOR CHIPS;

EID: 84872440009     PISSN: 21557195     EISSN: 21557209     Source Type: Conference Proceeding    
DOI: 10.1109/DASC.2012.6382403     Document Type: Conference Paper

References (13)

1. Muthana, P. et al, 2005, "Packaging of Multi-Core Microprocessors: Tradeoffs and Potential Solutions", Electronic Components and Technology Conference.
2. Radio Technical Commission for Aeronautics (RTCA) Inc, 1992, "DO-178B-Software Considerations in Airbone Systems and Equipment Certification".
3. RTCA /EUROCAE: RTCA DO-254 /EUROCAE ED-80, , 2000, "Design Assurance Guidance for Airborne Electronic Hardware".
4. Schoeberl, M, 2009 "Time-Predictable Computer Architecture," pp. 1-19.
5. Cullmann, C. et al, , 2010, "Predictability Considerations in the Design of Multi-Core Embedded Systems".
6. Burns, A., M. Nicholson, N. Zhang, 1993,"Pipelined Processors and Worst Case Execution Times,", vol. 5, Real-Time Systems, pp. 319-343.
7. Matsui, M., S. Fukuda, 2005, "How to Maximize Software Performance of Symmetric Primitives on Pentium III and Pentium 4 Processors", vol. 3357, Fast Software Workshop 2005, pp. 398-412.
8. Engblom, J., R.Wilhelm, C. Berg, , 2003, "Requirements for and design of a processor with predictable timing".
9. Grund, R., D. Reineke, J. Schlickling, M. Pister, M. Ferdinand, C. Wilhelm, 2009, "Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems", IEEE Transactions on CAD of Integrated Circuits and Systems.
10. Piquet, T., I. Puaut, D. Hardy, "Using Bypass to Tighten WCET Estimates for Multi-Core Processors with Shared Instructions Caches".
11. Mitra, T., V. Suhendra, 2008 "Exploring Locking & Partitioning for Predicatable Shared Caches on Muliti-Core".
12. Aipperspach, D.C, T. Boerstler, D. Bolliger, M. Chaudhry, R. Cox, D. Harvey, P. Harvey, P.M. Hofstee, H.P. Johns, C. Kahle, J. Kameyama, A. Keaty, J. Masubuchi, Y. Pham, M. Pille, J. Posluszny, S. Riley, M. Stasiak, D.L. Suzuoki, Pham, 2006, "Overview of the Architecture, Circuit Design, and Physical Implementation of a First-Generation Cell Processor," vol. 41, IEEE Journal of Solid-State Circuits, , pp. 179-196.
13. Baum, A., D. Ziakas, R. A. Maddox, R. J. Safranek, 2010, "Intel® QuickPath Interconnect Features Supproting Scalable System", 2010 18th IEEE Symposium on High Performance Interconnects, pp. 1-6.