Imbalanced cache partitioning for balanced data-parallel programs

MICRO 2013 - Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture

Volumn , Issue , 2013, Pages 297-309

  Pan, Abhisek ^a   Pai, Vijay S ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

multicore; reuse distance; shared cache partitioning

Indexed keywords

CACHE PARTITIONING; CHIP-MULTIPROCESSOR; DATA-PARALLEL APPLICATIONS; MULTI CORE; MULTI-THREADED PROGRAMS; REUSE DISTANCE; ROUND-ROBIN FASHIONS; SHARED CACHE;

ALGORITHMS; COMPUTER ARCHITECTURE; MULTITASKING; PARALLEL ARCHITECTURES;

PARALLEL PROGRAMMING;

EID: 84892536329     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2540708.2540734     Document Type: Conference Paper

References (41)

1. V. Aslot, M. J. Domeika, R. Eigenmann, G. Gaertner, W. B. Jones, and B. Parady. Specomp: A new benchmark suite for measuring parallel computer performance. In Proc. Int'l Workshop on OpenMP Applications and Tools: OpenMP Shared Memory Parallel Programming, WOMPAT '01, pages 1-10, London, UK, UK, 2001. Springer-Verlag.
2. K. Beyls and E. D'Hollander. Refactoring for data locality. Computer, 42(2):62-71, Feb. 2009.
3. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The parsec benchmark suite: Characterization and architectural implications. In Proc. 17th Int'l Conf. Parallel Architectures and Compilation Techniques, Oct. 2008.
4. J. Chang and G. S. Sohi. Cooperative cache partitioning for chip multiprocessors. In Proc. 21st Annual Int'l Conf. Supercomputing, ICS '07, pages 242-252, New York, NY, USA, 2007. ACM.
5. A. S. Dhodapkar and J. E. Smith. Comparing program phase detection techniques. In Proc. 36th annual IEEE/ACM Int'l Symp. Microarchitecture, MICRO 36, pages 217-227, Washington, DC, USA, 2003. IEEE CS.
6. C. Ding and T. Chilimbi. A composable model for analyzing locality of multi-threaded programs. Technical Report MSR-TR-2009-107, Microsoft Research, 2009.
7. C. Ding and Y. Zhong. Predicting whole-program locality through reuse distance analysis. In Proc. ACM SIGPLAN 2003 Conf. Programming Language Design and Implementation, PLDI '03, pages 245-257. ACM, 2003.
8. J. Engblom, D. Aarno, and B. Werner. Full-system simulation from embedded to high-performance systems. In R. Leupers and O. Temam, editors, Processor and System-on-Chip Simulation, chapter 3, pages 25-45. Springer US, 2010.
9. C. Fang, S. Carr, S. Önder, and Z. Wang.Reuse-distance-based miss-rate prediction on a per instruction basis. In Proc. 2004 Workshop on Memory System Performance, MSP '04, pages 60-68. ACM, 2004.
10. C. Fang, S. Carr, S. Önder, and Z. Wang. Path-basedreuse distance analysis. In Compiler Construction, Lecture Notes in Computer Science, pages 32-46. Springer Berlin Heidelberg, 2006.
11. F. Guo, Y. Solihin, L. Zhao, and R. Iyer. Quality of service shared cache management in chip multiprocessor architecture. ACM Trans. Archit. Code Optim., 7(3):14:1-14:33, Dec. 2010.
12. L. R. Hsu, S. K. Reinhardt, R. Iyer, and S. Makineni. Communist, utilitarian, and capitalist cache policies on cmps: caches as a shared resource. In Proc. 15th Int'l Conf. Parallel Architectures and Compilation Techniques, PACT '06, pages 13-22, New York, NY, USA, 2006. ACM.
13. E. Ipek, J. Martinez, B. De Supinski, S. McKee, and M. Schulz. Dynamic program phase detection in distributed shared-memory multiprocessors. In Proc. 20th Int'l Parallel and Distributed Processing Symp., IPDPS 2006, IPDPS'06, pages 280-290. IEEE CS, 2006.
14. R. Iyer. Cqos: a framework for enabling qos in shared caches of cmp platforms. In Proc. 18th Annual Int'l Conf. Supercomputing, ICS '04, pages 257-266, New York, NY, USA, 2004. ACM.
15. A. Jaleel, W. Hasenplaugh, M. Qureshi, J. Sebot, S. Steely, Jr., and J. Emer. Adaptive insertion policies for managing shared caches. In Proc. 17th Int'l Conf. Parallel Architectures and Compilation Techniques, PACT '08, pages 208-219. ACM, 2008.
16. Y. Jiang, E. Z. Zhang, K. Tian, and X. Shen. Is reuse distance applicable to data locality analysis on chip multiprocessors? In Proc. 19th Joint European Conf. on Theory and Practice of Software, Int'l Conference on Compiler Construction, volume 6011 of CC'10/ETAPS'10, pages 264-282. Springer-Verlag, 2010.
17. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning in a chip multiprocessor architecture. In Proc. 13th Int'l Conf. Parallel Architectures and Compilation Techniques, PACT '04, pages 111-122, Washington, DC, USA, 2004. IEEE CS.
18. Q. Lu, J. Lin, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Soft-olp: Improving hardware cache performance through software-controlled object-level partitioning. In Proc. 18th Int'l Conf. Parallel Architectures and Compilation Techniques, pages 246-257. IEEE CS, 2009.
19. G. Marin and J. Mellor-Crummey. Cross-architecture performance predictions for scientific applications using parameterized models. In Proc. Joint Int'l Conf. Measurement and Modeling of Computer Systems, SIGMETRICS '04/Performance '04, pages 2-13. ACM, 2004.
20. G. Marin and J. Mellor-Crummey. Pinpointing and exploiting opportunities for enhancing data reuse. In Proc. 2008 IEEE Int'l Symp. Performance Analysis of Systems and Software, ISPASS 2008, pages 115-126, 2008.
21. M. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood. Multifacet's general execution-driven multiprocessor simulator (gems) toolset. SIGARCH Comput. Archit. News, 33:92-99, Nov. 2005.
22. R. L. Mattson, J. Gecsei, D. R. Slutz, and I. L. Traiger. Evaluation techniques for storage hierarchies. IBM Syst. J., 9:78-117, June 1970.
23. S. P. Muralidhara, M. Kandemir, and P. Raghavan. Intra-application cache partitioning. In Proc. 2010 IEEE Int'l Symp. Parallel & Distributed Processing (IPDPS), pages 1-12. IEEE, Apr. 2010.
24. E. Perelman, M. Polito, J.-Y. Bouguet, J. Sampson, B. Calder, and C. Dulong. Detecting phases in parallel applications on shared memory architectures. In Proc. 20th Int'l Parallel and Distributed Processing Symp., IPDPS 2006, page 10 pp., Apr. 2006.
25. M. K. Qureshi and Y. N. Patt. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In Proc. 39th Ann. IEEE/ACM Int'l Symp. Microarchitecture, MICRO 39, pages 423-432. IEEE CS, 2006.
26. D. Schuff, B. Parsons, and V. Pai. Multicore-aware reuse distance analysis. In Proc. 2010 IEEE Int'l Symp. Parallel Distributed Processing, Workshops and Phd Forum (IPDPSW), pages 1 -8, Apr. 2010.
27. D. L. Schuff, M. Kulkarni, and V. S. Pai. Accelerating multicore reuse distance analysis with sampling and parallelization. In Proc. 19th Int'l Conf. Parallel Architectures and Compilation Techniques, PACT '10, pages 53-64. ACM, 2010.
28. X. Shen, Y. Zhong, and C. Ding. Locality phase prediction. In Proc. 11th Int'l Conf. Architectural Support for Programming Languages and Operating Systems, ASPLOS-XI, pages 165-176. ACM, 2004.
29. T. Sherwood, S. Sair, and B. Calder. Phase tracking and prediction. In Proc. 30th Annual Int'l Symp. Computer Architecture, ISCA '03, pages 336-349, New York, NY, USA, 2003. ACM.
30. H. Stone, J. Turek, and J. Wolf. Optimal partitioning of cache memory. IEEE Trans. Computers, 41:1054-1068, 1992. (Pubitemid 23573779)
31. G. E. Suh, L. Rudolph, and S. Devadas. Dynamic partitioning of shared cache memory. J. Supercomput., 28:7-26, Apr. 2004.
32. K. Sundararajan, V. Porpodas, T. Jones, N. Topham, and B. Franke. Cooperative partitioning: Energy-efficient cache partitioning for high-performance cmps. In Proc. 18th IEEE Int'l Symp. High Performance Computer Architecture(HPCA), pages 1-12, 2012.
33. G. Suo. Cache partitioning on chip multi-processors for balanced parallel scientific applications. In Proc. 2009 Int'l Conf. Parallel and Distributed Computing, Applications and Technologies, pages 124-129, 2009.
34. M.-J. Wu and D. Yeung. Coherent profiles: Enabling efficient reuse distance analysis of multicore scaling for loop-based parallel programs. In Proc. 20th Int'l Conf. Parallel Architectures and Compilation Techniques, PACT '11. ACM, 2011.
35. M.-J. Wu and D. Yeung. Efficient reuse distance analysis of multicore scaling for loop-based parallel programs. ACM Trans. Comput. Syst., 31(1):1:1-1:37, Feb. 2013.
36. Y. Xie and G. H. Loh. Pipp: promotion/insertion pseudo-partitioning of multi-core shared caches. In Proc. 36th Annual Int'l Symp. on Computer Architecture, ISCA '09, pages 174-183, New York, NY, USA, 2009. ACM.
37. E. Z. Zhang, Y. Jiang, and X. Shen. Does cache sharing on modern cmp matter to the performance of contemporary multithreaded programs? In Proc. 15th ACM SIGPLAN Symp. Principles and Practice of Parallel Programming, PPoPP '10, pages 203-212. ACM, 2010.
38. Y. Zhong, S. Dropsho, X. Shen, A. Studer, and C. Ding. Miss Rate Prediction Across Program Inputs and Cache Configurations. IEEE Trans. Computers, 56(3):328-343, Mar. 2007. (Pubitemid 46443330)
39. Y. Zhong, S. G. Dropsho, and C. Ding. Miss rate prediction across all program inputs. In Proc. 12th Int'l Conf. Parallel Architectures and Compilation Techniques, PACT '03, pages 79-. IEEE CS, 2003.
40. Y. Zhong, M. Orlovich, X. Shen, and C. Ding. Array regrouping and structure splitting using whole-program reference affinity. In Proc. ACM SIGPLAN 2004 conf. Programming language design and implementation, PLDI '04, pages 255-266. ACM, 2004.
41. Y. Zhong, X. Shen, and C. Ding. Program locality analysis using reuse distance. ACM Trans. Program. Lang. Syst., 31:20:1-20:39, Aug. 2009.