-
1
-
-
0036469676
-
Simics: A full system simulation platform
-
Magnusson, P., Christensson, M., Eskilson, J., Forsgren, D., Hallberg, G., Hogberg, J., Larsson, F., Moestedt, A., Werner, B.: Simics: A full system simulation platform. Computer 35(2), 50-58 (2002).
-
(2002)
Computer
, vol.35
, Issue.2
, pp. 50-58
-
-
Magnusson, P.1
Christensson, M.2
Eskilson, J.3
Forsgren, D.4
Hallberg, G.5
Hogberg, J.6
Larsson, F.7
Moestedt, A.8
Werner, B.9
-
5
-
-
77951610923
-
Simos: A fast operating system simulation environment
-
Stanford University
-
Rosenblum, M., Varadarajan, M.: Simos: A fast operating system simulation environment. Technical Report CSL-TR-94-631, Stanford University (1994).
-
(1994)
Technical Report CSL-TR-94-631
-
-
Rosenblum, M.1
Varadarajan, M.2
-
6
-
-
33947715600
-
Ipc considered harmful for multiprocessor workloads
-
DOI 10.1109/MM.2006.73
-
Alameldeen, A., Wood, D.: Ipc considered harmful for multiprocessor workloads. Micro, IEEE 26(4), 8-17 (2006). DOI 10.1109/MM.2006.73.
-
(2006)
Micro, IEEE
, vol.26
, Issue.4
, pp. 8-17
-
-
Alameldeen, A.1
Wood, D.2
-
8
-
-
0348158498
-
Design and validation of a performance and power simulator for powerpc systems
-
Shafi, H., Bohrer, P. J., Phelan, J., Rusu, C. A., Peterson, J. L.: Design and validation of a performance and power simulator for powerpc systems. IBM J Res Dev 47:641-651 (2003).
-
(2003)
IBM J Res Dev
, vol.47
, pp. 641-651
-
-
Shafi, H.1
Bohrer, P.J.2
Phelan, J.3
Rusu, C.A.4
Peterson, J.L.5
-
9
-
-
84859971761
-
Holistic debugging-Enabling instruction set simulation for software quality assurance
-
California, USA, September 11-14
-
Albertsson, L.: "Holistic debugging-enabling instruction set simulation for software quality assurance." In: Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS) Monterrey, California, USA, September 11-14 (2006).
-
(2006)
Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS) Monterrey
-
-
Albertsson, L.1
-
10
-
-
4043059510
-
IBM eserver z990 improvements in firmware simulation
-
Stetter, M., Von Buttlar, J., Chan, P. T., Decker, D., Elfering, H., Giquindo, P. M., Hess, T., Koerner, S., Kohler, A., Lindner, H., Petri, K., Zee, M.: IBM eserver z990 improvements in firmware simulation. IBM J Res Dev 48:583-594 (2004).
-
(2004)
IBM J Res Dev
, vol.48
, pp. 583-594
-
-
Stetter, M.1
Von Buttlar, J.2
Chan, P.T.3
Decker, D.4
Elfering, H.5
Giquindo, P.M.6
Hess, T.7
Koerner, S.8
Kohler, A.9
Lindner, H.10
Petri, K.11
Zee, M.12
-
12
-
-
77951589074
-
Checkpoint and restore for systemc models
-
France, September 22-24
-
Engblom, J., Monton, M., Burton, M.: Checkpoint and restore for systemc models. In: Forum on Specification and Design Languages (FDL) France, September 22-24 (2009).
-
(2009)
Forum on Specification and Design Languages (FDL)
-
-
Engblom, J.1
Monton, M.2
Burton, M.3
-
13
-
-
74549143808
-
A checkpoint/restore framework for systemc-based virtual platforms
-
Tampere, Finland, October 5-7
-
Kraemer, S., Leupers, R., Petras, D., Philipp, T.: A checkpoint/restore framework for systemc-based virtual platforms. In: International Symposium on System-on-Chip (SoC) pp. 161-167, Tampere, Finland, October 5-7 (2009).
-
(2009)
International Symposium on System-on-chip (SoC)
, pp. 161-167
-
-
Kraemer, S.1
Leupers, R.2
Petras, D.3
Philipp, T.4
-
14
-
-
63349110707
-
Ibm system z10 firmware simulation
-
Koerner, S., Kohler, A., Babinsky, J., Pape, H., Eickhoff, F., Kriese, S., Elfering, H.: Ibm system z10 firmware simulation. IBM J Res Dev 53 (2009).
-
(2009)
IBM J Res Dev
, pp. 53
-
-
Koerner, S.1
Kohler, A.2
Babinsky, J.3
Pape, H.4
Eickhoff, F.5
Kriese, S.6
Elfering, H.7
-
15
-
-
85059942329
-
A program simulator by partial interpretation
-
Princeton, NJ, USA, October 20-22
-
Fuchi, K., Tanaka, H., Manago, Y., Yuba, T.: A program simulator by partial interpretation. In: SOSP'69: Proceedings of the Second Symposium on Operating Systems Principles, Princeton, NJ, USA, October 20-22, pp. 97-104 (1969).
-
(1969)
SOSP'69: Proceedings of the Second Symposium on Operating Systems Principles
, pp. 97-104
-
-
Fuchi, K.1
Tanaka, H.2
Manago, Y.3
Yuba, T.4
-
16
-
-
49749092289
-
A method for the efficient development of timed and untimed transaction-level models of systems-on-chip
-
München, Germany, March 10-14, DOI
-
Cornet, J., Maraninchi, F., Maillet-Contoz, L.: "A method for the efficient development of timed and untimed transaction-level models of systems-on-chip. " In: DATE'08: Proceedings of the Conference on Design, Automation and Test in Europe, München, Germany, March 10-14, pp. 9-14 (2008). DOI http://doi.acm.org/10.1145/1403375.1403381.
-
(2008)
DATE'08: Proceedings of the Conference on Design, Automation and Test in Europe
, pp. 9-14
-
-
Cornet, J.1
Maraninchi, F.2
Maillet-Contoz, L.3
|