Probabilistic CMOS technology: A survey and future directions

IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip

Volumn , Issue , 2006, Pages 1-6

  Akgul, Bilge E S ^a   Chakrapani, Lakshmi N ^a   Korkmaz, Pinar ^a   Palem, Krishna V ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; INTEGRATED CIRCUIT MANUFACTURE; INTEGRATED CIRCUITS; LSI CIRCUITS; MICROPROCESSOR CHIPS; NANOTECHNOLOGY; NETWORKS (CIRCUITS); OPTICAL DESIGN; PROGRAMMABLE LOGIC CONTROLLERS;

ANALYTICAL MODELING; CIRCUIT DESIGNS; CMOS TECHNOLOGIES; COMPLEMENTARY METAL OXIDE SEMICONDUCTORS (CMOS) DEVICES; FUTURE CHALLENGES; FUTURE DIRECTIONS; INNOVATIVE APPROACHES; INTERNATIONAL CONFERENCES; NANOSCALE REGIMES; POWER CONSUMPTION (CE); PROBABILISTIC BEHAVIOR; PROCESS VARIATIONS; SCALED CMOS; SYSTEM ON CHIP (SOCS); SYSTEM-ON-A-CHIP (RSOC); VERY LARGE SCALE INTEGRATION (VLSI); WIDE-RANGE;

PROBABILITY;

EID: 46249097088     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSISOC.2006.313282     Document Type: Conference Paper

References (26)

1. K. Natori and N. Sano, "Scaling limit of digital circuits due to thermal noise," Journal of Applied Physics, vol. 83, pp. 5019-5024, 1998.
2. N. Sano, "Increasing importance of electronic thermal noise in sub0.1 mm Si-MOSFETs," The IEICE Transactions on Electronics, vol. E83-C, pp. 1203-1211, 2000.
3. L. B. Kish, "End of Moore's law: thermal (noise) death of integration in micro and nano electronics," Physics letters A, vol. 305, pp. 144-149, 2002.
4. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De, "Parameter variations and impact on circuits and microarchitecture," in Proceedings of the 40th Design Automation Conference, 2003, pp. 338-342.
5. K. V. Palem, "Proof as experiment: Probabilistic algorithms from a thermodynamic perspective," in Proceedings of The International Symposium on Verification (Theory and Practice), Taormina, Sicily, June 2003.
6. _, "Energy aware computing through probabilistic switching: A study of limits," IEEE Transactions on Computers, vol. 54, no. 9, pp. 1123-1137, 2005.
7. L. N. Chakrapani, B. E. S. Akgul, S. Cheemalavagu, P. Korkmaz, K. V. Palem, and B. Seshasayee, "Ultra efficient embedded soc architectures based on probabilistic cmos technology," in Proceedings of The 9th Design Automation and Test in Europe (DATE), Mar. 2006, pp. 1110-1115.
8. S. Cheemalavagu, P. Korkmaz, and K. V. Palem, "Ultra low-energy computing via probabilistic algorithms and devices: CMOS device primitives and the energy-probability relationship," in Proceedings of The 2004 International Conference on Solid State Devices and Materials, Tokyo, Japan, Sept. 2004, pp. 402-403.
9. S. Cheemalavagu, P. Korkmaz, K. V. Palem, B. E. S. Akgul, and L. N. Chakrapani, "A probabilistic CMOS switch and its realization by exploiting noise," in Proceedings of The IFIP International Conference on Very Large Scale Integration, 2005.
10. J. D. Meindl and J. A. Davis, "The fundamental limit on binary switching energy for terascale integration (TSI)," IEEE; Journal of Solid State Circuits, vol. 35, pp. 1515-1516, Oct. 2000.
11. P. Korkmaz, B. E. S. Akgul, L. N. Chakrapani, and K. V. Palem, "Advocating noise as an agent for ultra low-energy computing: Probabilistic CMOS devices and their characteristics," Japanese Journal of Applied Physics (JJAP), vol. 45, no. 4B, pp. 3307-3316, Apr. 2006.
12. T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein, Introduction to Algorithms, Second Edition. MIT Press and McGraw-Hill, 2001.
13. M. O. Rabin, "Complexity of computations," Communications of the ACM, vol. 20, no. 9, pp. 625-633, 1977.
14. J. Hartmanis and R. E. Stearns, "On the computational complexity of algorithms," Transactions of the American Mathematical Society, vol. 117, 1965.
15. th European Signal Processing Conference, Sept. 2004, pp. 1087-1090.
16. M. O. Rabin, "Probabilistic algorithms," in Algorithms and Complexity, New Directions and Recent Trends, J. F. Traub, Ed., 1976, pp. 29-39.
17. R. Solovay and V. Strassen, "A fast monte-cario test for primality," SIAM Journal on Computing, 1977.
18. D. MacKay. "Bayesian interpolation," Neural Compulation, vol. 4, no. 3, 1992.
19. H. Fuks, "Non-deterministic density classiflation with diffusive probabilistic cellular automata," Physical Review E, Statistical, Nonlinear, and Soft Matter Physics, vol. 66, 2002.
20. E. Gelenbe, "Random neural networks with negative and positive signals and product form solution," Neural Computation, vol. 1, no. 4, pp. 502-511, 1989.
21. Y. Z. Ding and M. O. Rabin, "Hyper-Encryption and everlasting security," in Proceedings of the 19th Annual Symposium on Theoretical Aspects of Computer Science; Lecture Notes In Computer Science, vol. 2285, 2002, pp. 1-26.
22. Intel Corporation, "SA-1100 microprocessor technical reference manual." Sept. 1998.
23. D. Marpe, T. Wiegand, and G. J. Sullivan, "The H.264/MPEG4-AVC standard and its fidelity range extensions," IEEE Communications Magazine, Sept. 2005.
24. K. V. Palem, B. E. S. Akgul, and J. George, "Variable scaling for computing elements," Invention Disclosure, Feb. 2006.
25. A. M. Ferrenberg, D. P. Landau, and Y. J. Wong. "Monte carlo simulations: Hidden errors from "good" random number generators," Phys. Rev. Let, vol. 69, pp. 3382-3384, 1992.
26. Random Number Generation and Testing, "http://csrc.nist.gov/rng/. "