Fault tree analysis using stochastic logic: A reliable and high speed computing

Proceedings - Annual Reliability and Maintainability Symposium

Volumn , Issue , 2011, Pages

  Aliee, Hananeh ^a   Zarandi, Hamid R ^a  

^a AMIRKABIR UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

fault tree; Monte Carlo Simulation; reliability; stochastic logic

Indexed keywords

BIT STREAM; CALCULATION ERROR; CRITICAL SYSTEMS; FAILURE RATE; FAULT-TREES; FLOATING POINT NUMBERS; HIGH SPEED COMPUTING; MONTE CARLO ALGORITHMS; MONTE CARLO SIMULATION; STATIC AND DYNAMIC; STOCHASTIC LOGIC; TIME SLOTS; WHOLE SYSTEMS;

COMPUTER SIMULATION; ELECTRIC NETWORK ANALYSIS; LOGIC CIRCUITS; MAINTAINABILITY; MONTE CARLO METHODS; PLANT EXTRACTS; RELIABILITY ANALYSIS; STOCHASTIC SYSTEMS;

FAULT TREE ANALYSIS;

EID: 79956347338     PISSN: 0149144X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RAMS.2011.5754466     Document Type: Conference Paper

References (12)

1. A. Ejlali, S. G. Miremadi, "Time-to-Failure Tree," in the Proceedings of Annual Reliability and Maintainability Symposium (RAMS'03), USA, Jan. 2003, pp. 148-152.
2. J. B. Dugan, K. J. Sullivan, D. Coppit, "Developing a Low Cost High-Quality Software Tool for Dynamic Fault-Tree Analysis," IEEE Transactions on Reliability, vol. 49, no. 1, March 2000, pp. 49-59.
3. R. Manian, J. B. Dugan, D. Coppit, K. J. Sullivan, "Combining Various Solution Techniques for Dynamic Fault Tree Analysis of Computer Systems," in the Proceedings of the 3rd IEEE International Symposium on High-Assurance Systems Engineering (HASE'98), USA, Nov. 1998, pp. 21-28.
4. K. Durga Rao, V. Gopika, V.V.S. Sanyasi Rao, H.S. Kushwaha, A.K. Verma, A. Srividya, "Dynamic Fault Tree Analysis Using Monte Carlo Simulation in Probabilistic Safety Assessment," in the Journal of Reliability Engineering and System Safety, vol. 94, issue 4, Apr. 2009, pp. 872-883.
5. T. Yuge, S. Yanagi, "Quantitative Analysis of a Fault Tree with Priority AND Gates," in the Journal of Reliability Engineering and System Safety, vol. 93, issue 11, Nov. 2008, pp. 1577-1583.
6. A. Ejlali, S. G. Miremadi, "FPGA-Based Monte Carlo Simulation for Fault Tree Analysis," in the Journal of Microelectronics Reliability, vol. 44, issue 6, June 2004, pp. 1017-1028.
7. H. R. Zarandi, S. G. Miremadi, "Fault Tree Analysis of Embedded Systems Using SystemC," in the Proceedings of Annual Reliability and Maintainability Symposium (RAMS'05), USA, Jan. 2005, pp. 77-81.
8. B. D. Brown, H. C. Card, "Stochastic Neural Computation I: Computational Elements," in IEEE Transactions on Computers, vol. 50, no. 9, Sep. 2001, pp. 891-905.
9. X. Li, W. Qian, M. D. Riedel, K. Bazargan, D. J. Lilja, "A Reconfigurable Stochastic Architecture for Highly Reliable Computing," in the Proceedings of the 19th ACM Great Lakes Symposium on VLSI (GLSVLSI'09), USA, May 2009, pp. 315-320.
10. W. Qian, M. D. Riedel, K. Bazargan, D. J. Lilja, "The Synthesis of Combinational Logic to Generate Probabilities," in the Proceedings of the 2009 International Conference on Computer Aided Design (ICCAD'09), USA, Nov. 2009, pp. 367-374.
11. S. J. Bavuso, "A Novel Solution-Technique Applied to a Novel WAAS Architecture," in the Proceedings of Annual Reliability and Maintainability Symposium (RAMS'98), USA, Jan. 1998, pp. 229-234.
12. H. Boudali, P. Crouzen, M. Stoelinga, "Dynamic Fault Tree Analysis Using Input/Output Interactive Markov Chains," in the Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'07), UK, June 2007, pp. 708-717.