Delayed stochastic decoding of LDPC codes

IEEE Transactions on Signal Processing

Volumn 59, Issue 11, 2011, Pages 5617-5626

  Naderi, Ali ^a   Mannor, Shie ^b   Sawan, Mohamad ^a   Gross, Warren J ^c  

^a ÉCOLE POLYTECHNIQUE DE MONTRÉAL   (Canada)

^b TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

^c MCGILL UNIVERSITY   (Canada)

Author keywords

Delayed stochastic decoding; iterative decoding; low density parity check code; stochastic decoding

Indexed keywords

ALTERNATIVE METHODS; CMOS TECHNOLOGY; HARDWARE COMPLEXITY; LDPC CODES; LOW-DENSITY PARITY-CHECK CODE; MEMORY REQUIREMENTS; SILICON AREA; STOCHASTIC DECODING;

ALGORITHMS; CMOS INTEGRATED CIRCUITS; CODES (SYMBOLS); CODING ERRORS; ERROR CORRECTION; OPTICAL COMMUNICATION; STOCHASTIC SYSTEMS;

ITERATIVE DECODING;

EID: 80054074767     PISSN: 1053587X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TSP.2011.2163630     Document Type: Article

References (29)

1. J. D'Ambrosia, "40 gigabit Ethernet and 100 gigabit Ethernet: The development of a flexible architecture- [Commentary]," IEEE Commun. Mag., vol. 47, no. 3, pp. S8-S14, Mar. 2009.
2. C. S. Park, S. W. Kim, and S. Y. Hwang, "Design of a low-area, highthroughput LDPC decoder using shared memory banks for DVB-S2," IEEE Trans. Consum. Electron., vol. 55, no. 2, pp. 850-854, 2009.
3. N. Onizawa, T. Hanyu, and V. C. Gaudet, "Design of high-throughput fully parallel LDPC decoders based on wire partitioning," IEEE Trans. VLSI Syst., vol. 18, no. 3, pp. 482-489, 2010.
4. H. Lee, "A high-speed low-complexity Reed-Solomon decoder for optical communications," IEEE Trans. Circuits Syst. II, vol. 52, no. 8, pp. 461-465, 2005.
5. L. Song, M. -L. Yu, and M. S. Shaffer, "10- and 40-Gb/s forward error correction devices for optical communications," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1565-1573, 2002.
6. R. Gallager, "Low-density parity-check codes," IRE Trans. Inf. Theory, vol. 8, no. 1, pp. 21-28, Jan. 1962.
7. S. S. Tehrani,W. Gross, and S. Mannor, "Stochastic decoding of LDPC codes," IEEE Commun. Lett., vol. 10, no. 10, pp. 716-718, Oct. 2006.
8. S. S. Tehrani, S. Mannor, and W. Gross, "Fully parallel stochastic LDPC decoders," IEEE Trans. Signal Process., vol. 56, no. 11, pp. 5692-5703, Nov. 2008.
9. S. S. Tehrani, A. Naderi, G. A. Kamendje, S. Mannor, and W. Gross, "Tracking forecast memories for stochastic decoding," J. Signal Process. Syst. pp. 1-11, 2010 [Online]. Available: http://dx. doi. org/10. 1007/s11265-009-0441-5
10. S. S. Tehrani, A. Naderi, G. -A. Kamendje, S. Hemati, S. Mannor, and W. Gross, "Majority-based tracking forecast memories for stochastic LDPC decoding," IEEE Trans. Signal Process., vol. 58, no. 9, pp. 4883-4896, Sep. 2010.
11. IEEE Standard for Information Technology-Telecommunications and Information Exchange Between Systems-Local and Metropolitan Area Networks-Specific Requirements Part 3: Carrier Sense Multiple Access With Collision Detection (CSMA/CD) Access Method and Physical Layer Specifications, 2006.
12. IEEE Working Group for 40 Gb/s and 100 Gb/s Operation Std. [Online]. Available: http://www. ieee802. org/3/
13. The IEEE 802. 16Working Group Std. [Online]. Available: http://www. ieee802. org/16/
14. The IEEE 802. 11n Working Group Std. [Online]. Available: http:// www. ieee802. org/11/
15. G. 975. 1: Forward Error Correction for High Bit Rate DWDM Submarine Systems International Telecommunication Union Std., 2004 [Online]. Available: http://www. itu. int/rec/T-REC-G. 975. 1-200402-I/en
16. V. Gaudet and A. Rapley, "Iterative decoding using stochastic computation," Electron. Lett., vol. 39, no. 3, pp. 299-301, Feb. 2003.
17. C. Winstead, V. Gaudet, A. Rapley, and C. Schlegel, "Stochastic iterative decoders," in Proc. Int. Symp. Inf. Theory (ISIT), Sep. 2005, pp. 1116-1120.
18. A. Rapley, C. Winstead, V. Gaudet, and C. Schlegel, "Stochastic iterative decoding on factor graphs," in Proc. 3rd Int. Symp. Turbo Codes Related Topics, 2003, pp. 507-510.
19. W. Gross, V. Gaudet, and A. Milner, "Stochastic implementation of LDPC decoders," in Proc. 39th Asilomar Conf. Signals, Syst., Comput., 2005, pp. 713-717.
20. S. Tehrani, A. Naderi, G. -A. Kamendje, S. Mannor, and W. Gross, "Tracking forecast memories in stochastic decoders," in IEEE Int. Conf. Acoust., Speech, Signal Process. (ICASSP), Apr. 2009, pp. 561-564.
21. M. Ardakani and F. R. Kschischang, "Gear-shift decoding," IEEE Trans. Commun., vol. 54, no. 7, pp. 1235-1242, 2006.
22. Z. Zhang, V. Anantharam, M. J. Wainwright, and B. Nikolic, "A 47 Gb/s LDPC decoder with improved low error rate performance," in Proc. Symp. VLSI Circuits, Jun. 2009, pp. 286-287.
23. F. Leduc-Primeau, S. Hemati, W. Gross, and S. Mannor, "A relaxed half-stochastic iterative decoder for LDPC codes," in IEEE Global Telecommun. Conf. (IEEE GLOBECOM), Nov. 2009, pp. 1-6.
24. I. Djurdjevic, J. Xu, K. Abdel-Ghaffar, and S. Lin, "A class of lowdensity parity-check codes constructed based on Reed-Solomon codes with two information symbols," IEEE Commun. Lett., vol. 7, no. 7, pp. 317-319, 2003.
25. A. Darabiha, A. Carusone, and F. Kschischang, "A 3. 3-Gbps bitserial block-interlaced min-sum LDPC decoder in 0. 13- CMOS," in Proc. IEEE Custom Integr. Circuits Conf. (CICC), Sep. 2007, pp. 459-462.
26. A. Darabiha,A. Carusone, and F. R. Kschischang, "A bit-serial approximate min-sum LDPC decoder and FPGA implementation," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), 2006, pp. 149-159.
27. C. -Y. Chang, Y. T. Su, Y. -L. Chen, and Y. -C. Liu, "Check reliability based bit-flipping decoding algorithms for LDPC codes," in Proc. IEEE Int. Symp. Inf. Theory, Jan. 14, 2010 [Online]. Available: http://arxiv. org/abs/1001. 2503
28. T. Mohsenin, D. Truong, and B. Baas, "A low-complexity messagepassing algorithm for reduced routing congestion in LDPC decoders," IEEE Trans. Circuits Syst. I, vol. 57, no. 5, pp. 1048-1061, May 2010.
29. A. Darabiha, A. Carusone, and F. Kschischang, "Block-interlaced LDPC decoders with reduced interconnect complexity," IEEE Trans. Circuits Syst. II, vol. 55, no. 1, pp. 74-78, Jan. 2008.