A 1-V 99-to-75dB SNDR, 256Hz-16kHz bandwidth, 8.6-to-39μW reconfigurable SC ΔΣ Modulator for autonomous biomedical applications

European Solid-State Circuits Conference

Volumn , Issue , 2013, Pages 367-370

  Porrazzo, Serena ^a   Manyam, Venkata Narasimha ^b   Morgado, Alonso ^b,c   San Segundo Bello, David ^b   Van Hoof, Chris ^b,c,d   Van Roermund, Arthur H M ^a   Yazicioglu, Refet Firat ^b   Cantatore, Eugenio ^a  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b IMEC   (Belgium)

^c UNIVERSITY OF LEUVEN   (Belgium)

^d HOLST CENTRE   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION RANGE; BIOMEDICAL APPLICATIONS; DELTA SIGMA MODULATOR; FEED-FORWARD TOPOLOGY; FIGURES OF MERITS; POWER OPTIMIZATION; SAMPLING CAPACITOR; SIGNAL MONITORING;

CMOS INTEGRATED CIRCUITS; HEARING AIDS; MEDICAL APPLICATIONS;

MODULATORS;

EID: 84891045960     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2013.6649149     Document Type: Conference Paper

References (19)

1. N. Verma, and A. P. Chandrakasan, "An Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor Nodes," IEEE J. of Solid-State Circuits, Vol. 42, pp. 1196-1205, Jun. 2007.
2. H. Zhang, J. Tan, C. Zhang, H. Chen, E. Sanchez-Sinencio, "A 0. 6-to-200MSPS speed reconfigurable and 1. 9-to-27mW power scalable 10bit ADC," IEEE ESSCIRC Dig. Tech. Papers, pp. 367-370, 2011.
3. P. Harpe, Y. Zhang, G. Dolmans, K. Philips, H. de Groot, "A 7-to-10b 0-to-4MS/s flexible SAR ADC with 6. 5-to-16fJ/conversion-step," IEEE ISSCC Dig. Tech. Papers, pp. 472-474, 2012.
4. R. H. Veldhoven, "A Triple-Mode Continuous-Time Modulator With Switched-Capacitor Feedback DAC for a GSMEDGE/ CDMA2000/UMTS Receiver. " IEEE J. of Solid-State Circuits, Vol. 38, pp. 2069-2076, Dec. 2003.
5. T. Christen, T. Burger, H. Qiuting, "A 0. 13 m CMOS EDGE/UMTS/WLAN tri-Mode ADC with-92dB THD," IEEE ISSCC Dig. Tech. Papers, pp. 240-241, 2007.
6. S. Ouzounov, R. van Veldhoven, C. Bastiaansen, K. Vongehr, R. van Wegberg, G. Geelen, L. Breems, A. Van Roermund, "A 1. 2V 121-Mode CT Delta-Sigma Modulator for Wireless Receivers in 90nm CMOS," IEEE ISSCC Dig. Tech. Papers, pp. 242-243, 2007.
7. B. Putter, "A 5th order CT/DT Multi-Mode Modulator," IEEE ISSCC Dig. Tech. Papers, pp. 244-245, 2007.
8. P. Crombez, G. Van der Plas, M. Steyaert, J. Craninckx, "A 500kHz-10MHz multimode power-performance scalable 83-to-67dB DR CT M in 90 nm digital CMOS with flexible analog core circuitry," IEEE VLSIC Symp., pp. 70-71, 2009.
9. Yi Ke, Peng Gao, J. Craninckx, G. Van der Plas, G. Gielen, "A 2. 8-to-8. 5mW GSM/bluetooth/UMTS/DVB-H/WLAN fully reconfigurable CT with 200kHz to 20MHz BW for 4G radios in 90nm digital CMOS," IEEE VLSIC Symp, pp. 153-154, 2010.
10. L. Bos, G. Vandersteen, P. Rombouts, A. Geis, A. Morgado, Y. Rolain, G. Van der Plas, J. Ryckaert, "Multirate Cascaded Discrete-Time Low-Pass Modulator for GSM/Bluetooth/UMTS," IEEE J. of Solid-State Circuits, Vol. 45, pp. 1198-1208, Jun. 2010.
11. T. Christen, H. Qiuting, "A 0. 13m CMOS 0. 1-20MHz bandwidth 86-70dB DR multi-mode DT ADC for IMT-Advanced," IEEE ESSCIRC Dig. Tech. Papers, pp. 414-417, 2010.
12. A. Morgado, R. del Rio, J. M. de la Rosa, L. Bos, J. Ryckaert, G. Van der Plas, "A 100kHz-10MHz BW, 78-to-52dB DR, 4. 6-to-11mW flexible SC modulator in 1. 2-V 90-nm CMOS," IEEE ESSCIRC Dig. Tech. Papers, pp. 418-421, 2010.
13. S. Porrazzo, F. Cannillo, C. Van Hoof, E. Cantatore, A. H. M. van Roermund, "A power-optimal design methodology for high-resolution low-bandwidth SC Modulators," IEEE Trans. Instrum. Meas., vol. 61, pp. 2896-2904, Nov. 2012.
14. P. Malcovati, "SD Toolbox 2," 2009, http://www. mathworks. de/matlabcentral/fileexchange/25811.
15. S. Porrazzo, A. Morgado, D. San Segundo Bello, F. Cannillo, C. Van Hoof, A. H. M van Roermund, E. Cantatore, "A 155W 88-dB DR discrete-time Modulator for digital hearing aid applications," IEEE BioCAS Dig. Tech. Papers, pp. 248-251, 2012.
16. R. K. Henderson, O. Nys, "Dynamic element matching techniques with arbitrary noise shaping function," IEEE International Symposium on Circuits and Systems, pp. 293-296, 1996.
17. A. M. Abo, P. R. Gray, "A 1. 5-V, 10-bit, 14. 3-MS/s CMOS pipeline analog-to-digital converter," IEEE J. of Solid-State Circuits, vol. 34, n. 5, p. 599-606, 1999.
18. L. Yao, M. Steyaert, W. Sansen, "A 0. 8-V, 8-W, CMOS OTA with 50-dB gain and 1. 2-MHz GBW in 18-pF load," in IEEE ISSCC Dig. Tech. Papers, pp. 297-300, 2003.
19. B. Murmann, "ADC Performance Survey 1997-2012," [Online]. Available: http://www. stanford. edu/~murmann/adcsurvey. html.