Multirate cascaded discrete-time low-pass ΔΣ modulator for GSM/Bluetooth/UMTS

IEEE Journal of Solid-State Circuits

Volumn 45, Issue 6, 2010, Pages 1198-1208

  Bos, Lynn ^a,b   Vandersteen, Gerd ^b   Rombouts, Pieter ^c   Geis, Arnd ^a,b   Morgado, Alonso ^d   Rolain, Yves ^b   Van Der Plas, Geert ^a   Ryckaert, Julien ^a  

^a IMEC   (Belgium)

^b VRIJE UNIVERSITEIT BRUSSEL   (Belgium)

^c GHENT UNIVERSITY   (Belgium)

^d CSIC   (Spain)

Author keywords

Cascade; CMOS; Delta sigma modulation; Multimode; Multirate; Sigma delta modulation

Indexed keywords

ADAPTIBILITY; CIRCUIT-LEVEL SIMULATION; COMMUNICATION STANDARDS; CORE AREA; DISCRETE-TIME; DYNAMIC RANGE; LOW-PASS; MEASUREMENT RESULTS; MULTI RATE; MULTI-RATE PROCESSING; MULTIMODE; MULTIMODES; POWER CONSUMPTION; POWER EFFICIENT; POWER REDUCTIONS; SAMPLING FREQUENCIES; SIGMA DELTA MODULATION;

BLUETOOTH; DIGITAL TO ANALOG CONVERSION; MODULATION; MODULATORS;

DELTA SIGMA MODULATION;

EID: 77953238965     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2010.2046240     Document Type: Article

References (25)

1. R. Schreier and G. C. Temes, Understanding Delta Sigma Data Converters. New York: IEEE Press, 2005.
2. T. Hayashi, Y. Inabe, K. Uchimura, and T. Kimura, "A multistage delta-sigma modulator without double integration loop," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 1986, pp. 182-183.
3. Y. Matsuya, K. Uchimura, A. Iwata, T. Kobayashi, M. Ishikawa, and T. Yoshitome, "A 16-bit oversampling A-to-D conversion technology using triple-integration noise shaping," IEEE J. Solid-State Circuits, vol.22, no.6, pp. 921-929, Dec. 1987.
4. J. Candy and A.-N. Huynh, "Double interpolation for digital-to-analog conversion," IEEE Trans. Commun., vol.34, no.1, pp. 77-81, Jan. 1986.
5. L. J. Breems, R. Rutten, and G. Wetzker, "A cascaded continuoustime ΔΣmodulator with 67-db dynamic range in 10-MHz bandwidth," IEEE J. Solid-State Circuits, vol.39, no.12, pp. 2152-2160, Dec. 2004.
6. E. J. van der Zwan and E. C. Dijkmans, "A 0.2-mW CMOSΔΣ modulator for speech coding with 80 dB dynamic range," IEEE J. Solid-State Circuits, vol.31, no.12, pp. 1873-1880, Dec. 1996.
7. K. Reddy and S. Pavan, "Fundamental limitations of continuous-time ΔΣ modulators due to clock jitter," IEEE Trans. Circuits Syst. I: Reg. Papers, vol.54, no.10, pp. 2184-2194, Oct. 2007.
8. B. Murmann, "ADC Performance Survey 1997-2009," 2009 [Online]. Available: http://www.stanford.edu/~murmann/adcsurvey.html
9. T. Christen, T. Burger, and Q. Huang, "A 0.13 μ CMOS EDGE/ UMTS/WLAN tri-mode ΔΣ ADC with-92 dB THD," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2007, pp. 240-241, 599.
10. J. Paramesh, R. Bishop, K. Soumyanath, and D. Allstot, "An 11-bit 330 MHz 8x OSRΔΣ modulator for next-generation WLAN," in Symp. VLSI Circuits Dig. Tech. Papers, 2006, pp. 166-167.
11. L. Bos, G. Vandersteen, J. Ryckaert, P. Rombouts, Y. Rolain, and G. Van der Plas, "A multirate 3.4-to-6.8 mW85-to-66 dB DR GSM/Bluetooth/ UMTS cascade DTΔΣ Min 90 nm digital CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2009, pp. 176-177, 177a.
12. F. Colodro and A. Torralba, "MultirateΔΣ modulators," IEEE Trans. Circuits Syst. II: Analog Dig. Signal Process., vol.49, no.3, pp. 170-176, Mar. 2002.
13. R. del Rio et al., CMOS Cascade Sigma-Delta Modulators for Sensors and Telecom-Error Analysis and Practical Design. New York: Springer, 2006.
14. K. Gulati and H.-S. Lee, "A low-power reconfigurable analog-to-digital converter," IEEE J. Solid-State Circuits, vol.36, no.12, pp. 1900-1911, Dec. 2001. (Pubitemid 34069256)
15. R. H. M. van Veldhoven, "A triple-mode continuous-timeΔΣ modulator with switched-capacitor feedback DAC for a GSM-EDGE/ CDMA2000/UMTS receiver," IEEE J. Solid-State Circuits, vol.38, no.12, pp. 2069-2076, Dec. 2003.
16. O. Altun, J. Koh, and P. E. Allen, "A 1.5 V multirate multibitΔΣ modulator for GSM/WCDMA in a 90 nm digital CMOS process," in IEEE Int. Symp. Circuits and Systems (ISCAS), May 2005, vol.6, pp. 5577-5580.
17. M. Ortmanns, L. Samid, Y. Manoli, and F. Gerfers, "Multirate cascaded continuous timeΔΣ modulators," in IEEE Int. Symp. Circuits and Systems (ISCAS), 2002, vol.4, pp. 225-228.
18. P. Rombouts and L. Weyten, "A study of dynamic element-matching techniques for 3-level unit elements," IEEE Trans. Circuits Syst. II: Analog Dig. Signal Process., vol.47, no.11, pp. 1177-1187, Nov. 2000.
19. Matlab and Simulink Documentation, The Mathworks Inc., Natick, MA, Apr. 2009 [Online]. Available: http://www.mathworks.com/
20. H. Ishii, K. Tanabe, and T. Iida, "A 1.0V40mW10b 100 MS/s pipeline ADC in 90 nm CMOS," in Proc. IEEE Custom Integrated Circuits Conf. (CICC'05), Sep. 21, 2005, pp. 395-398.
21. M. R. Miller and C. S. Petrie, "A multibit Sigma-Delta ADC for multimode receivers," IEEE J. Solid-State Circuits, vol.38, no.3, pp. 475-482, Mar. 2003.
22. G. Gomez and B. Haroun, "A 1.5 V 2.4/2.9 mW 79/50 dB DRΔΣ modulator for GSM/WCDMA in a 0.13 μ digital process," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2002, vol.2, pp. 242-490.
23. A. Dezzani and E. Andre, "A 1.2-V dual-mode WCDMA/GPRSΔΣ modulator," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2003, pp. 58-59.
24. J. H. Shim, I.-C. Park, and B. Kim, "A third-orderΔΣ modulator in 0.18-μ CMOS with calibrated mixed-mode integrators," IEEE J. Solid-State Circuits, vol.40, no.4, pp. 918-925, Apr. 2005.
25. A. Morgado, R. del Rio, and J. M. de la Rosa, "An adaptive ΔΣ modulator for multi-standard hand-held wireless devices," in Proc. IEEE Asian Solid-State Circuits Conf. (ASSCC), Nov. 2007, pp. 232-235.