A 155μW 88-dB DR discrete-time ΔΣ modulator for digital hearing aid applications

2012 IEEE Biomedical Circuits and Systems Conference: Intelligent Biomedical Electronics and Systems for Better Life and Better Environment, BioCAS 2012 - Conference Publications

Volumn , Issue , 2012, Pages 248-251

  Porrazzo, Serena ^a   Morgado, Alonso ^b   San Segundo Bello, David ^b   Cannillo, Francesco ^b   Van Hoof, Chris ^b,c   Van Roermund, Arthur H M ^a   Cantatore, Eugenio ^a  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b IMEC   (Belgium)

^c HOLST CENTRE   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS TECHNOLOGY; DIGITAL HEARING AIDS; DYNAMIC RANGE; FEED-FORWARD TOPOLOGY; LOW POWER; MULTI-BIT QUANTIZATION; SUCCESSIVE APPROXIMATIONS; SWITCHED CAPACITOR;

APPROXIMATION THEORY; AUDITION; CMOS INTEGRATED CIRCUITS; HEARING AIDS;

MODULATORS;

EID: 84874188007     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/BioCAS.2012.6418450     Document Type: Conference Paper

References (15)

1. S. Kim, J. Lee, S. Song, N. Cho, and H.Yoo, "An energy-efficient analog front-end circuit for a sub-1-V digital hearing aid chip," IEEE Journal of Solid-State Circuits, vol. 41, no. 4, pp. 876-882, 2006.
2. F. Serra-Graells, L. Gomez,and J. L. Huertas, "A true 1-V 300-?W CMOS-subthreshold log-domain hearing-aid-on-chip," IEEE Journal of Solid-State Circuits, vol. 39, no. 9, pp. 1271-1281, 2004.
3. C.Hsu,T.C.Yo,and C.Luo,"An ultra-low power variable-resolution sigma-delta modulator for signals acquisition of biomedical instrument," IEICE Trans. Electron.,vol.E90-C, no.9, pp.1823-1829, Sep. 2007.
4. S. Kim, J. Lee, S. Song, N. Cho, and H.Yoo,"An energy-efficient analog front-end circuit for a sub-1-V digital hearing aid chip," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 876-882, Apr. 2006.
5. S. Porrazzo, F. Cannillo, C. Van Hoof, E. Cantatore, and A. H. M. van Roermund, "A power-optimal design methodology for High-resolution Low-bandwidth SC Modulators," IEEE Trans. on Instrumentation and Measurement, in press.
6. J. Silva, U. Moon, J. Steensgaard, and G.C. Temes, "Wideband lowdistortion delta-sigma ADC topology," Electr. Lett., vol. 37, no.12, pp. 737-738, Jun. 2001.
7. K. Nam, S. Lee, D. K. Su, and B. A. Wooley, "A Low-Voltage Low-Power Sigma-Delta Modulator for Broadband Analog-to-Digital Conversion," IEEE J. Solid-State Circuits, vol. 40, pp. 1855-1864, Sep. 2005.
8. S. Norsworthy, R. Schreirer, and G.Temes, Delta-sigma data converters:theory, design, and simulation, IEEE Press, New York, 1996.
9. Y. Geerts, A. M. Marques, M. S. J. Steyaert, and W. Sansen, "A 3.3-V, 15-bit, delta-sigma ADC with signal bandwidth of 1.1 MHz for ADSL applications," IEEE J. Solid-State Circuits, vol. 34, no. 7, pp. 927-936, Jul. 1999.
10. R. Schreirer, "The Delta Sigma Toolbox for Matlab," 2000, http://www.mathworks.com/matlabcentral/fileexchange/19 .
11. L. Liu, D. Li, Y. Ye and Z. Wang, "A 92.4 dB SNDR 24kHz Modulator consuming 352?W," IEEE ILSPED Dig. Tech. Papers, Aug, 2011, pp. 351-356.
12. K.Vleugels, S. Rabii, and B. A. Wooley, "A 2.5-V sigma-delta modulator for broadband communications applications," IEEE Journal of Solid-State Circuits, vol. 39, no. 12, pp. 1887-1899, 2001
13. D. Schinkel, E. Mensink, E. Kiumperink, E. van Tuijl and B. Nauta, "A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time," ISSCC Dig. Tech. Papers, pp. 314-315 and 605, 2007.
14. F. Maloberti and Y. Choi, "86 dB cross-coupled time-interleaved ADC foe audio signal band with 322 ?A current consumption," IEEE Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on, pp. 2148-2151, 2007.
15. C.-K. Kwon, C.-H. Jeong, Y.-J. Min, Y.-M. Jung, S.-W. Kim "An 80-dB SNR 4th-Order Discrete-Time Sigma-Delta Modulator," IEEE Integrated Circuits (ISIC), 2011 13th International Symposium on, pp. 230-233, 2011.