Epipe: A low-cost fault-tolerance technique considering WCET constraints

Journal of Systems Architecture

Volumn 59, Issue 10 PART D, 2013, Pages 1383-1393

  Li, Jianli ^a   Xue, Jingling ^b   Xie, Xinwei ^a,b   Wan, Qing ^b   Tan, Qingping ^a   Tan, Lanfang ^a  

^a NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

^b UNIVERSITY OF NEW SOUTH WALES   (Australia)

Author keywords

Fault tolerance; Superscalar pipeline; Transient faults; WCET

Indexed keywords

COSTS; FAULT TOLERANCE; FAULT TREE ANALYSIS; INTERACTIVE COMPUTER SYSTEMS; PROGRAM PROCESSORS;

FAULT TOLERANCE TECHNIQUES; SILENT DATA CORRUPTIONS; SUPERSCALAR PIPELINES; SUPERSCALAR PROCESSOR; TRANSIENT FAULTS; TRANSIENT-FAULT TOLERANCE; WCET; WORST-CASE EXECUTION TIME;

REAL TIME SYSTEMS;

EID: 84889094390     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sysarc.2013.06.003     Document Type: Article

References (43)

1. R. Baumann Soft errors in commercial semiconductor technology: overview and scaling trends IEEE Reliability Physics Tutorial Notes, Reliability Fundamentals 2002 121-01.1-121-01.14
2. J. Ziegler, and H. Puchner SER - History, Trends and Challenges: a Guide for Designing with Memory ICs 2004 Cypress Semiconductor Corp.
3. G. Bronevetsky, B.R. de Supinski, M. Schulz, A foundation for the accurate predication of the soft error vulnerability of scientific applications, in: SELSE 2009.
4. L. Spainhower, and T.A. Gregg IBM S/390 parallel enterprise server G5 fault tolerance: a historical perspective IBM Journal of Research and Development 43 5 1999 863 873 (Pubitemid 30589652)
5. D. Bernick, B. Bruckert, P.D. Vigna, D. Garcia, R. Jardine, J. Klecka, J. Smullen, NonStop advanced architecture, in: DSN 2005, pp. 12-21.
6. Y. Yeh, Triple-triple redundant 777 primary flight computer, in: AERO 1996, pp. 293-307.
7. T.M. Austin, DIVA: a reliable substrate for deep submicron microarchitecture design, in: MICRO 1999, pp. 196-207.
8. S. Borkar, Microarchitecture and design challenges for gigascale integration, in: MICRO 2004.
9. X. Yang, Z. Wang, J. Xue, and Y. Zhou The reliability wall for exascale supercomputing IEEE Transactions on Computers 61 6 2012 767 779
10. Y. Zhu, Y. Li, J. Xue, T. Tan, J. Shi, Y. Shen, C. Ma, What is system hang and how to handle it, in: ISSRE, 2012, pp. 141-150.
11. E. Rotenberg, AR-SMT: a microarchitectural approach to fault tolerance in microprocessors, in: FTCS 1999, pp. 84-91.
12. A. Meixner, M. Bauer, D. Sorin, Argus: low-cost, comprehensive error detection in simple cores, in: MICRO 2007, pp. 210-222.
13. N.J. Wang, S.J. Patel, ReStore: symptom based soft error detection in microprocessors, in: DSN 2005, pp. 30-39. (Pubitemid 41538218)
14. N. Oh, P. Shirvani, and E. McCluskey Error detection by duplicated instructions in super-scalar processors IEEE Transactions on Reliability 51 1 2002 63 75 (Pubitemid 34630924)
15. G. Reis, J. Chang, N. Vachharajani, R. Rangan, D. August, SWIFT: software implemented fault tolerance, in: CGO 2005, pp. 243-254. (Pubitemid 43773808)
16. J. Yu, M.J. Garzaran, M. Snir, ESoftCheck: Removal of non-vital checks for fault tolerance, in: CGO 2009, pp. 35-46.
17. N. Nakka, K. Pattabiraman, R. Iyer, Processor-level selective replication, in: DSN 2007, pp. 544-553. (Pubitemid 350080459)
18. S. Feng, S. Gupta, A. Ansari, S. Mahlke, Shoestring: probabilistic soft error reliability on the cheap, in: ASPLOS 2010, pp. 385-396.
19. Y. Zhang, S. Ghosh, J. Huang, J.W. Lee, S.A. Mahlke, D.I. August, Runtime asynchronous fault tolerance via speculation, in: CGO 2012.
20. X. Li, D. Yeung, Application-level correctness and its impact on fault tolerance, in: HPCA 2007, pp. 181-192. (Pubitemid 47208163)
21. J. Cook, C. Zilles, A characterization of instruction-level error derating and its implications for error detection, in: DSN 2008, pp. 482-491.
22. N.W. Michael, M. Fertig, S. Patel, Y-branches: When you come to a fork in the road, take it, in: PACT 2003, pp. 56-67.
23. G.A. Reis, J. Chang, and D.I. August Automatic instruction-level software-only recovery IEEE Micro 27 1 2007 36 47 (Pubitemid 46850886)
24. P. Chevochot, I. Puaut, Scheduling fault-tolerant distributed hard real-time tasks independently of the replication strategies, in: RTCSA 1999, pp. 356-363.
25. X.-h. Xu, X.-J. Yang, J. Xue, Y.-F. Lin, and Y.-S. Lin PartialRC: a partial recomputing method for efficient fault recovery on GPGPUs Journal of Computer Science and Technology 27 2 2012 240 255 doi:10.1007/s11390-012-1220-5
26. S.K.S. Hari, S.V. Adve, H. Naeimi, Low-cost program-level detectors for reducing silent data corruptions, in: DSN 2012, pp. 1-12.
27. J. Kim, N. Hardavellas, K. Mai, B. Falsafi, J.C. Hoe, Multi-bit error tolerant caches using two-dimensional error coding, in: MICRO 2007, pp. 197-209.
28. S.K. Reinhardt, S.S. Mukherjee, Transient fault detection via simultaneous multithreading, in: ISCA 2000, pp. 25-36.
29. J. Li, Q. Tan, X. Xie, Repipe: low-cost fault-tolerance for the mainstream commodity market, in: Proceedings of the 16th Euromicro Conference on Digital System Design, 2013.
30. X. Vera, B. Lisper, J. Xue, Data cache locking for higher program predictability, in: SIGMETRICS, 2003, pp. 272-282.
31. X. Vera, B. Lisper, J. Xue, Data cache locking for tight timing calculations, ACM Trans. Embedded Comput. Syst. 7(1).
32. Q. Wan, H. Wu, J. Xue, WCET-aware data selection and allocation for scratchpad memory, in: LCTES, 2012, pp. 41-50.
33. R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing, D. Whalley, G. Bernat, C. Ferdinand, R. Heckmann, T. Mitra, F. Mueller, I. Puaut, P. Puschner, J. Staschulat, and P. Stenström The worst-case execution-time problem overview of methods and survey of tools ACM Trans. Embed. Comput. Syst. 7 3 2008 36:1 36:53 doi:10.1145/1347375.1347389. URL: http://doi.acm.org/10. 1145/1347375.1347389
34. H. Wu, J. Xue, S. Parameswaran, Optimal WCET-aware code selection for scratchpad memory, in: EMSOFT, 2010, pp. 59-68.
35. C.Y. Park, and A.C. Shaw Experiments with a program timing tool based on source-level timing schema IEEE Computer 24 5 1991 48 57
36. P. Yu, T. Mitra, Satisfying real-time constraints with custom instructions, in: CODES+ISSS 2005, pp. 166-171. (Pubitemid 41551304)
37. X. Li, Y. Liang, T. Mitra, and A. Roychoudhury Chronos: a timing analyzer for embedded software Science of Computer Programming 69 1-3 2007 56 67 (Pubitemid 350087241)
38. A. Colin, I. Puaut, A modular and retargetable framework for tree-based WCET analysis, in: ECRTS 2001, pp. 37-44.
39. G. Bernat, A. Colin, S.M. Petters, WCET analysis of probabilistic hard real-time systems, in: RTSS 2002, pp. 279-288.
40. J. Gustafsson, A. Betts, A. Ermedahl, B. Lisper, The Mälardalen WCET benchmarks - past, present and future, in: WCET 2010, pp. 137-147.
41. D. Burger, T.M. Austin, The SimpleScalar tool set version 2.0, Tech. rep., University of Wisconsin (1997).
42. Y. Zhang, J.W. Lee, N.P. Johnson, D.I. August, DAFT: decoupled acyclic fault tolerance, in: PACT 2010, pp. 87-98.
43. J. Wei, K. Pattabiraman, Blockwatch: leveraging similarity in parallel programs for error detection, in: DSN 2012, pp. 1-12.