A characterization of instruction-level error derating and its implications for error detection

Proceedings of the International Conference on Dependable Systems and Networks

Volumn , Issue , 2008, Pages 482-491

  Cook, Jeffrey J ^a   Zilles, Craig ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

Dual modular redundancy; Error detection; Fault injection; Instruction level derating; Software derating

Indexed keywords

DUAL MODULAR REDUNDANCY; FAULT INJECTION; INSTRUCTION-LEVEL DERATING; SOFTWARE DERATING;

NETWORK PROTOCOLS; SENSOR NETWORKS;

ERROR DETECTION;

EID: 53349095714     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSN.2008.4630119     Document Type: Conference Paper

References (28)

1. The LLVM Compiler Infrastructure. Home page: http://llvm.cs.uiuc.edu/.
2. T. Austin, E. Larson, and D. Ernst. Simplescalar: An infrastructure for computer system modeling. IEEE Computer, 35(2):59-67, Feb. 2002.
3. T. M. Austin. DIVA: A reliable substrate for deep submicron microarchitecture design. In Proc. of the Intl. Symp. on Microarchitecture, pages 196-207, 1999.
4. J. Blome, S. Mahlke, D. Bradley, and K. Flautner. A microarchitectural analysis of soft error propagation in a production-level embedded microprocessor. In Proc. of the Workshop on Architectural Reliability, 2005.
5. S. Borkar et al. Parameter variations and impact on circuits and microarchitecture. In Proc. of the Annual Conf. on Design Automation, pages 338-342, 2003.
6. J. A. Butts and G. S. Sohi. Characterizing and predicting value degree of use. In Proc. of the Intl. Symp. on Microarchitecture, pages 15-26, Nov. 2002.
7. H. Cha, E. M. Rudnick, J. H. Patel, R. K. Iyer, and G. S. Choi. A gate-level simulation environment for alpha-particle-induced transient faults. IEEE Trans. on Computers, 45(11):1248-1256, Nov. 1996.
8. J. J. Cook and C. Zilles. Characterizing instruction-level error derating. In Proc. of the IEEE Workshop on Silicon Errors in Logic System Effects, Mar 2008.
9. D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Zeisler, D. Blaauw, T. Austin, K. Flautner, and T. Mudge. Razor: A low-power pipeline based on circuit-level timing speculation. In Proc. of the Intl. Symp. on Microarchitecture, pages 7-18, 2003.
10. M. Favalli and C. Metra. Optimization of error detecting codes for the detection of crosstalk originated errors. In Proc. of the Conf. on Design, Automation and Test in Europe, 2001.
11. M. Gomaa, C. Scarbrough, T. N. Vijaykumar, and I. Pomeranz. Transient-fault recovery for chip multiprocessors. In Proc. of the Intl. Symp. on Computer architecture, pages 98-109, 2003.
12. B. Greskamp and J. Torrellas. Paceline: Improving single-thread performance in nanoscale cmps through core over-clocking. In Proc. of the Intl. Conf. on Parallel Architecture and Compilation Techniques, pages 213-224, 2007.
13. W. Gu, Z. Kalbarczyk, R. Iyer, and Z. Yang. Characterization of linux kernel behavior under errors. In Proc. of the Intl. Conf. on Dependable Systems and Networks, June 2003.
14. G. A. Kanawati, N. A. Kanawati, and J. A. Abraham. FERRARI: A flexible software-based fault and error injection system. IEEE Trans. on Computers, 44(2):248-260, Feb. 1995.
15. X. Li and D. Yeung. Application-level correctness and its impact on fault tolerance. In Proc. of the Intl. Symp. on High-Performance Computer Architecture, 2007.
16. M. M. Martin, A. Roth, and C. N. Fischer. Exploiting dead value information. In Proc. of the Intl. Symp. on Microarchitecture, pages 125-135, 1997.
17. F. Mesa-Martinez and J. Renau. Effective optimistic-checker tandem core design through architectural pruning. In Proc. of the Intl. Symp. on Microarchitecture, 2007.
18. S. Mitra, N. Seifert, M. Zhang, Q. Shi, and K. S. Kim. Robust system design with built-in soft-error resilience. IEEE Computer, 38(2):43-52, Feb. 2005.
19. S. S. Mukherjee, C. Weaver, J. Emer, S. K. Reinhardt, and T. Austin. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In Proc. of the Intl. Symp. on Microarchitecture, pages 29-40, 2003.
20. G. P. Saggese, A. Vetteth, Z. Kalbarczyk, and R. Iyer. Microprocessor sensitivity to failures: control vs. execution and combinational vs. sequential logic. In Proc. of the Intl. Conf. on Dependable Systems and Networks, pages 760-769, June 2005.
21. P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi. Modeling the effect of technology trends on the soft error rate of combinational logic. In Proc. of the Intl. Conf. on Dependable Systems and Networks, pages 389-398, June 2002.
22. J. C. Smolens, B. T. Gold, J. Kim, B. Falsafi, J. C. Hoe, and A. G. Nowatzyk. Fingerprinting: bounding soft-error detection latency and bandwidth. In Proc. of the Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 224-234, 2004.
23. J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers. The case for lifetime reliability-aware microprocessors. In Proc. of the Intl. Symp. on Computer Architecture, 2004.
24. K. Sundaramoorthy, Z. Purser, and E. Rotenberg. Slipstream processors: Improving both performance and fault tolerance. In Proc. of the Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 257-268, Nov. 2000.
25. D. D. Thaker, D. Franklin, V. Akella, and F. T. Chong. Reliability requirements of control, address, and data operations in error-tolerant applications. In Proc. of the Workshop on Architectural Reliability, 2005.
26. N. Wang, M. Fertig, and S. Patel. Y-branches: When you come to a fork in the road, take it. In Proc. of the Intl. Conf. on Parallel Architectures and Compilation Techniques, page 56, 2003.
27. N. J. Wang, A. Mahesri, and S. J. Patel. Examining ACE analysis reliability estimates using fault-injection. In Proc. of the Intl. Symp. on Computer Architecture, pages 460-469, 2007.
28. N. J. Wang, J. Quek, T. M. Rafacz, and S. J. Patel. Characterizing the effects of transient faults on a high-performance processor pipeline. In Proc. of the Intl. Conf. on Dependable Systems and Networks, pages 61-70, June 2004.