Efficient virtual memory for big memory servers

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2013, Pages 237-248

  Basu, Arkaprava ^a   Gandhi, Jayneel ^a   Chang, Jichuan ^b   Hill, Mark D ^a   Swift, Michael M ^a  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

^b HEWLETT PACKARD LABORATORIES   (United States)

Author keywords

Tanslation Lookaside Buffer; Virtual Memory

Indexed keywords

EXECUTION CYCLES; GRAPH ANALYTICS; KEY-VALUE STORES; PHYSICAL MEMORY; SOFTWARE SUPPORT; TANSLATION LOOKASIDE BUFFER; VIRTUAL ADDRESS SPACE; VIRTUAL MEMORY;

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER OPERATING SYSTEMS; HARDWARE; SOFTWARE PROTOTYPING; VIRTUAL ADDRESSES;

CACHE MEMORY;

EID: 84881179047     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2485922.2485943     Document Type: Conference Paper

References (50)

1. Adams, K. and Agesen, O. 2006. A comparison of software and hardware techniques for x86 virtualization. Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems (Oct. 2006), 2-13.
2. Ahn, J. et al. 2012. Revisiting Hardware-Assisted Page Walks for Virtualized Systems. Proceedings of the 39th Annual International Symposium on Computer Architecture (Jun. 2012).
3. Barr, T.W. et al. 2011. Spec TLB: a mechanism for speculative address translation. Proceedings of the 38th Annual International Symposium on Computer Architecture (Jun. 2011).
4. Barr, T.W. et al. 2010. Translation caching: skip, don't walk (the page table). Proceedings of the 37th Annual International Symposium on Computer Architecture (Jun. 2010).
5. Basu, A. et al. 2012. Reducing Memory Reference Energy With Opportunistic Virtual Caching. Proceedings of the 39th annual international symposium on Computer architecture (Jun. 2012), 297-308.
6. Bhargava, R. et al. 2008. Accelerating two-dimensional page walks for virtualized systems. Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems (Mar. 2008).
7. Bhattacharjee, A. et al. 2011. Shared last-level TLBs for chip multiprocessors. Proc. of the 17th IEEE Symp. on High-Performance Computer Architecture (Feb. 2011).
8. Bhattacharjee, A. and Martonosi, M. 2009. Characterizing the TLB Behavior of Emerging Parallel Workloads on Chip Multiprocessors. Proceedings of the 18th International Conference on Parallel Architectures and Compilation Techniques (Sep. 2009).
9. Bhattacharjee, A. and Martonosi, M. 2010. Inter-core cooperative TLB for chip multiprocessors. Proceedings of the 15th International Conference on Architectural Support for Programming Languages and Operating Systems (Mar. 2010).
10. Binkert, N. et al. 2011. The gem5 simulator. Computer Architecture News (CAN). (2011).
11. Chen, J.B. et al. 1992. A Simulation Based Study of TLB Performance. Proceedings of the 19th Annual International Symposium on Computer Architecture (May. 1992).
12. Christos Kozyrakis, A.K. and Vaid, K. 2010. Server Engineering Insights for Large-Scale Online Services. IEEE Micro (Jul. 2010).
13. Couleur, J.F. and Glaser, E.L. 1968. Shared-access Data Processing System. Nov. 1968.
14. Daley, R.C. and Dennis, J.B. 1968. Virtual memory, processes, and sharing in MULTICS. Communications of the ACM. 11, 5 (May. 1968), 306-312.
15. Denning, P.J. 1970. Virtual Memory. ACM Computing Surveys. 2, 3 (Sep. 1970), 153-189.
16. Emer, J.S. and Clark, DW. 1984. A Characterization of Processor Performance in the vax-11/780. Proceedings of the 11 th Annual International Symposium on Computer Architecture (Jun. 1984), 301-310.
17. Ferdman, M. et al. 2012. Clearing the Clouds: A Study of Emerging Scale-out Workloads on Modern Hardware. Proceedings of the 17th Conference on Architectural Support for Programming Languages and Operating Systems (Mar. 2012).
18. Ganapathy, N. and Schimmel, C. 1998. General purpose operating system support for multiple page sizes. Proceedings of the annual conference on USENIX Annual Technical Conference (1998).
19. graph500 - The Graph500 List: http://www.graph500.org/.
20. Huge Pages/libhugetlbfs: 2010. http://lwn.net/Articles/374424/.
21. Intel 8086: http://en.wikipedia.org/wiki/Intel-8086.
22. Jacob, B. and Mudge, T. 2001. Uniprocessor Virtual Memory without TLBs. IEEE Transaction on Computer. 50, 5 (May. 2001).
23. Jacob, B. and Mudge, T. 1998. Virtual Memory in Contemporary Microprocessors. IEEE Micro. 18, 4 (1998).
24. Kandiraju, G.B. and Sivasubramaniam, A. 2002. Going the distance for TLB prefetching: an application-driven study. Proceedings of the 29th Annual International Symposium on Computer Architecture (May. 2002).
25. Large Page Performance: ESX Server 3.5 and ESX Server 3iv3.5: http://www.vmware.com/files/pdf/large-pg-performance.pdf.
26. Linux pmap utility: http://linux.die.net/man/1/pmap.
27. Lustig, D. et al. 2013. TLB Improvements for Chip Multiprocessors: Inter-Core Cooperative Prefetchers and Shared Last-Level TLBs. ACM Transactions on Architecture and Code Optimization. (Jan. 2013).
28. Marissa Mayer at Web 2.0: http://glinden.blogspot.com/2006/11/marissa- mayer-at-web-20.html.
29. Mars, J. et al. 2011. Bubble-Up: increasing utilization in modern warehouse scale computers via sensible colocations. Proceedings of the 44th Annual IEEE/ACM International Symp. on Microarchitecture (Dec. 2011).
30. McCurdy, C. et al. 2008. Investigating the TLB Behavior of High-end Scientific Applications on Commodity Microprocessors. Proceedings of IEEE International Symposium on Performance Analysis of Systems and software (2008).
31. Memory Hotplug: http://www.kernel.org/doc/Documentation/memory-hotplug. txt.
32. Microsystems, S. 2007. UltraSPARC T2 Supplement to the UltraSPARC Architecture 2007. (Sep. 2007).
33. Navarro, J. et al. 2002. Practical Transparent Operating System Support for Superpages. Proceedings of the 5th Symposium on Operating Systems Design and Implementation (Dec. 2002).
34. Oprofile: http://oprofile.sourceforge.net/.
35. Ousterhout, J. and al, et 2011. The case for RAMCloud. Communications of the ACM. 54, 7 (Jul. 2011), 121-130.
36. Pham, B. et al. 2012. CoLT: Coalesced Large Reach TLBs. Proceedings of 45th Annual IEEE/ACM International Symposium on Microarchitecture (Dec. 2012).
37. Ranganathan, P. 2011. From Microprocessors to Nanostores: Rethinking Data-Centric Systems. Computer. 44, 1 (2011).
38. Reiss, C. et al. 2012. Heterogeneity and dynamicity of clouds at scale: Google trace analysis. Proceedings of the 3rd ACM Symposium on Cloud Computing (Oct. 2012).
39. Rosenblum, N.E. et al. 2008. Virtual machine-provided context sensitive page mappings. Proceedings of the 4th ACM SIGPLAN/SIGOPS international conference on Virtual execution environments (Mar. 2008).
40. Saulsbury, A. et al. 2000. Recency-based TLB preloading. Proceedings of the 27th Annual International Symposium on Computer Architecture (Jun. 2000).
41. Sodani, A. 2011. Race to Exascale: Opportunities and Challenges. MICRO 2011 Keynote address.
42. Srikantaiah, S. and Kandemir, M. 2010. Synergistic TLBs for High Performance Address Translation in Chip Multiprocessors. Proceedings of 43rd Annual IEEE/ACM International Symposium on Microarchitecture (Dec. 2010).
43. Talluri, M. et al. 1992. Tradeoffs in Supporting Two Page Sizes. Proceedings of the 19th Annual International Symposium on Computer Architecture (May. 1992).
44. Talluri, M. and Hill, M.D. 1994. Surpassing the TLB performance of superpages with less operating system support. Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (Oct. 1994).
45. TCMalloc: Thread-Caching Malloc: http://goog-perftools.sourceforge.net/ doc/tcmalloc.html.
46. Transparent huge pages: 2011. www.lwn.net/Articles/423584/'.
47. Volos, H. et al. 2011. Mnemosyne: Lightweight Persistent Memory. Proceedings of the 16th International Conference on Architectural Support for Programming Languages and Operating Systems (Mar. 2011).
48. Waldspurger, C.A. 2002. Memory Resource Management in VMware ESX Server. Proceedings of the 2002 Symposium on Operating Systems Design and Implementation (Dec. 2002).
49. Wood, D.A. et al. 1986. An in-cache address translation mechanism. Proceedings of 13th annual international symposium on Computer architecture (Jun. 1986).
50. Zhang, L. et al. 2010. Enigma: architectural and operating system support for reducing the impact of address translation. Proceedings of the 24th ACM International Conference on Supercomputing (Jun. 2010).