Reducing memory reference energy with opportunistic virtual caching

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2012, Pages 297-308

  Basu, Arkaprava ^a   Hill, Mark D ^a   Swift, Michael M ^a  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; COMPUTER OPERATING SYSTEMS; DYNAMICS; ELECTRIC LOSSES; PHYSICAL ADDRESSES; SEMANTICS;

CACHE ACCESS; ENERGY; L1 CACHES; LOOKUP LATENCY; LOOKUPS; MEMORY ACCESS; MEMORY REFERENCES; POWER; POWER-DISSIPATION; REFERENCE ENERGY;

VIRTUAL ADDRESSES;

EID: 84864859089     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2366231.2337194     Document Type: Conference Paper

References (41)

1. Ashok, R., Chheda, S., and Moritz, C.A. Cool-Mem: combining statically speculative memory accessing with selective address translation for energy efficien-cy. Proc. of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, 2002.
2. Barr, T.W., Cox, A.L., and Rixner, S. SpecTLB: a mechanism for speculative address translation. Proc. of the 38th Annual Intnl. Symp. on Computer Architecture, 2011.
3. Bhargava, R., Serebrin, B., Spadini, F., and Manne, S. Accelerating two-dimensional page walks for virtual-ized systems. Proc. of the Thirteenth International Conference on Architectural Support for Programming Languages and Operating Systems, 2008.
4. Binkert, N., Beckmann, B., Black, G., et al. The gem5 simulator. Computer Architecture News, 2011.
5. Cekleov, M. and Dubois, M. Virtual-Address Caches Part 1: Problems and Solutions in Uniprocessors. IEEE Micro 17, 5 (1997).
6. Cekleov, M. and Dubois, M. Virtual-Address Caches, Part 2: Multiprocessor Issues. IEEE Micro 17, 6 (1997).
7. Chang, Y.-J. and Lan, M.-F. Two new techniques integrated for energy-efficient TLB design. IEEE Trans. Very Large Scale Integr. System 15, 1 (2007).
8. Chase, J.S., Levy, H.M., Lazowska, E.D., and Baker-Harvey, M. Lightweight shared objects in a 64-bit op-erating system. Object-oriented programming sys-tems, languages, and applications, 1992.
9. Consortium, I.S. Berkeley Internet Name Domain (BIND). http://www.isc.org/software/bind .
10. Diefendorff, K., Oehler, R., and Hochsprung, and R. Evolution of the Power PC Architecture. IEEE Micro 14, 2 (1994).
11. Ekman, M., Dahlgren, F., and Stenstrom, P. TLB and Snoop Energy-Reduction using Virtual Caches in Low-Power Chip-Multiprocessors. In Proceedings of International Symposium on Low Power Electronics and Design, 2002, 243-246.
12. Eric J. Koldinger, J.S.C. and Eggers, S.J. Architecture support for single address space operating systems. In Proc. of the 5th international conference on Architec-tural support for programming languages and operating systems, 1992.
13. Goodman, J.R. Coherency for multiprocessor virtual address caches. Proc. of the 2nd international conference on Architectural support for programming languages and operating systems, 1987.
14. J. H. Lee, C.W. and Kim, S.D. Selective block buffering TLB system for embedded processors. IEE Proc. Comput. Dig. Techniques 152, 4 (2002).
15. Jacob, B. and Mudge, T. Uniprocessor Virtual Memory without TLBs. IEEE Trans. on Computer 50, 5 (2001).
16. Juan, T., Lang, T., and Navarro, J.J. Reducing TLB power requirements. Proc. of the international symposium on Low power electronics and design, 1997.
17. Kadayif, I., Nath, P., Kandemir, M., and Sivasubra-maniam, A. Reducing Data TLB Power via Compiler-Directed Address Generation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 26, 2 (2007).
18. Kadayif, I., Sivasubramaniam, A., Kandemir, M., Kandiraju, G., and Chen, G. Generating physical ad-dresses directly for saving instruction TLB energy. Proc. of the 35th annual ACM/IEEE international symposium on Microarchitecture, 2002.
19. Kim, J., Min, S.L., Jeon, S., Ahn, B., Jeong, D.-K., and Kim, C.S. U-cache: a cost-effective solution to synonym problem. 1st IEEE symposium on High-Performance Computer Architecture, (HPCA) 1995.
20. Larus, G.H.J., Abadi, M., Aiken, M., et al. An Over-view of the Singularity Project. Microsoft Research, 2005.
21. Lee, H.-H.S. and Ballapuram, C.S. Energy efficient D-TLB and data cache using semantic-aware multilat-eral partitioning. Proc. of the international symposium on Low power electronics and design, 2003.
22. Luk, C.-K., Cohn, R., Muth, R., et al. Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation. Proc. of the SIGPLAN 2005 Conference on Programming Language Design and Implementation, 2005.
23. Lynch, W.L. The Interaction of Virtual Memory and Cache Memory. Stanford University, 1993.
24. Manne, S., Klauser, A., Grunwald, D., and Somenzi, F. "Low power TLB design for high performance mi-croprocessors." University of Colorado, Boulder, 1997.
25. McNairy, C. and Soltis, D. Itanium 2 Processor Microarchitecture. IEEE Micro 23, 2 (2003), 44-55.
26. memcached - a distributed memory object caching system. www.memcached.org.
27. Mozilla, M. Firefox,. http://www.mozilla.org/ .
28. Muralimanohar, N., Balasubramonian, R., and Jouppi, N.P. CACTI 6.0. Hewlett Packard Labs, 2009.
29. Patterson, D.A. and Hennessy, J.L. Computer Organi-zation and Design: The Hardware/Software Interface. Morgan Kaufmann, 2005.
30. Princeton Application Repository for Shared-Memory Computers. http://parsec.cs.princeton.edu/.
31. Puttaswamy, K. and Loh, G.H. Thermal analysis of a 3D die-stacked high-performance microprocessor. 16th ACM Great Lakes symposium on VLSI, 2006.
32. Qiu, X. and Dubois, M. The Synonym Lookaside Buffer: A Solution to the Synonym Problem in Virtual Caches. IEEE Trans. on Computers 57, 12 (2008).
33. Sodani, A. Race to Exascale: Opportunities and Chal-lenges. MICRO 2011 Keynote talk.
34. Talluri, M., Kong, S., Hill, M.D., and Patterson, D.A. Tradeoffs in Supporting Two Page Sizes. Proc. of the 19th Annual International Symposium on Computer Architecture, 1992.
35. Wang, W.H., Baer, J.-L., and Levy, and H.M. Organization and performance of a two-level virtual-real cache hierarchy. Proc. of the 16th annual internation-al symposium on Computer architecture, 1989.
36. Wiggins, A. and Heiser, G. Fast Address-Space Switching on the Strong ARM SA-1100 Processor. Proc. of the 5th Australasian Computer Architecture Conference, (1999).
37. Woo, D.H., Ghosh, M., Özer, E., Biles, S., and Lee, H.-H.S. Reducing energy of virtual cache synonym lookup using bloom filters. In Proceedings of the in-ternational conference on Compilers, architecture and synthesis for embedded systems (CASES), 2006.
38. Wood, D.A., Eggers, S.J., Gibson, G., Hill, M.D., and Pendleton, J.M. An in-cache address translation mechanism. ISCA'86 : 13th annual international symposium on Computer architecture, (1986).
39. Zhou, X. and Petrov, P. Heterogeneously tagged caches for low-power embedded systems with virtual memory support. ACM Transactions on Design Automation of Electronic Systems (TODAES) 13, 2 (2008).
40. Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A, Part1, Chapter 2. 2009.
41. SpecJBB 2005.http://www.spec.org/jbb2005/.