Virtual memory in contemporary microprocessors

IEEE Micro

Volumn 18, Issue 4, 1998, Pages 60-75

  Jacob, Bruce ^a,b,c,d,j   Mudge, Trevor ^{b,d,e,f,g,h,i}  

^a UNIVERSITY OF MARYLAND   (United States)

^b UNIVERSITY OF MICHIGAN   (United States)

^c HARVARD UNIVERSITY   (United States)

^d IEEE   (United States)

^e University of Michigan   (United States)

^f Advanced Computer Architecture Laboratory   (United States)

^g UNIVERSITY OF READING   (United Kingdom)

^h UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

ⁱ ACM   (United Kingdom)

^j UNIVERSITY OF MARYLAND   (United States)

more..

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; COMPUTER OPERATING SYSTEMS; COMPUTER SOFTWARE; INTERFACES (COMPUTER); MICROPROCESSOR CHIPS; REDUCED INSTRUCTION SET COMPUTING; STORAGE ALLOCATION (COMPUTER); TABLE LOOKUP;

ADDRESS SPACE IDENTIFIER; PAGE TABLE ENTRIES; VIRTUAL ADDRESS;

VIRTUAL STORAGE;

EID: 0032119566     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/40.710872     Document Type: Article

References (15)

1. B.L. Jacob and T.N. Mudge, "Virtual Memory: Issues of Implementation," Computer, Vol. 31, No. 6, June 1998, pp. 33-43.
2. D.W. Clark and J.S. Emer, "Performance of the VAX-11/780 Translation Buffer: Simulation and Measurement," ACM Trans. Computer Systems, ACM, New York, Vol. 3, No. 1, Feb. 1985, pp. 31-62.
3. E.I. Organick, The Multics System: An Examination of Its Structure, MIT Press, Cambridge, Mass., 1972.
4. Pentium Processor User's Manual, Intel Corporation, Mt. Prospect, III., 1993.
5. G. Kane and J. Heinrich, MIPS RISC Architecture, Prentice-Hall, Englewood Cliffs, N.J., 1992.
6. J.E. Smith, G.E. Dermer, and M.A. Goldsmith, Computer System Employing Virtual Memory, patent 4,774,659, US Patent Office, Wash., D.C., Sep. 1988.
7. D. Nagle et al., "Design Trade-Offs for Software-Managed TLBs," ACM Trans. Computer Systems, Vol. 12, No. 3, Aug. 1994, pp. 175-205.
8. R. Rashid et al., "Machine-Independent Virtual Memory Management for Paged Uniprocessor and Multiprocessor Architectures," IEEE Trans. Computers, Vol. 37, No. 8, Aug. 1988, pp. 896-908.
9. H. Custer, Inside Windows NT, Microsoft Press, Redmond, Wash., 1993.
10. J. Liedtke, "On Micro-Kernel Construction," SOSP-15, ACM, Dec. 1995, pp. 237-250.
11. K. Bala, M.F. Kaashoek, and W.E. Weihl, "Software Prefetching and Caching for Translation Lookaside Buffers," Proc. OSDI-1, Usenix Corporation, Berkeley, Calif., Nov. 1994, pp. 243-253.
12. J. Huck and J. Hays, "Architectural Support for Translation Table Management in Large Address Space Machines," Proc. ISCA-20, IEEE Computer Society, Los Alamitos, Calif., May 1993, pp. 39-50.
13. J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach, 2nd ed., Morgan Kaufmann Publishers, Inc., San Francisco, Calif., 1996.
14. B.L. Jacob and T.N. Mudge, "Software-Managed Address Translation," Proc. HPCA-3, IEEE CS Press, Feb. 1997, pp. 156-167; http:// computer.org/conferen/hpca97/77640156.pdf.
15. B.L. Jacob and T.N. Mudge, "A Look at Several Memory Management Units, TLB-Refill Mechanisms, and Page Table Organizations," ASPLOS-8, ACM, Oct. 1998, to appear.