Revisiting hardware-assisted page walks for virtualized systems

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2012, Pages 476-487

  Ahn, Jeongseob ^a   Jin, Seongwook ^a   Huh, Jaehyuk ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

2D-PAGE; ARCHITECTURAL SUPPORT; COMPETING MECHANISMS; FULL SYSTEM SIMULATORS; HARDWARE-ASSISTED; HYPERVISOR; IMPROVE-A; MEMORY MANAGEMENT; MEMORY REFERENCES; MEMORY USAGE; NATIVE SYSTEM; PAGE TABLE; PHYSICAL ADDRESS; USAGE PATTERNS; VIRTUALIZATIONS;

BUFFER STORAGE; COMPUTER ARCHITECTURE;

HARDWARE;

EID: 84864854014     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2012.6237041     Document Type: Conference Paper

References (22)

1. Microsoft Hyper-V Server. http://www.microsoft. com/hyper-v-server/en/us/ default.aspx.
2. UltraSPARC III Cu Users' Manual.
3. AMD-V Nested Paging, 2008.
4. K. Adams and O. Agesen. A comparison of software and hardware techniques for x86 virtualization. In Proceedings of the 12th international conference on Architectural sup- port for programming languages and operating systems (AS- PLOS), 2006.
5. P. Barham, B. Dragovic, K. Fraser, S. Hand, T. Harris, A. Ho, R. Neugebauer, I. Pratt, and A. Warfield. Xen and the art of virtualization. In Proceedings of the 19th ACMSymposium on Operating Systems Principles (SOSP), 2003.
6. T. W. Barr, A. L. Cox, and S. Rixner. Translation caching: skip, don't walk (the page table). In Proceedings of the 37thannual international symposium on Computer architecture (ISCA), 2010.
7. T. W. Barr, A. L. Cox, and S. Rixner. SpecTLB: a mechanism for speculative address translation. In Proceeding of the 38th annual international symposium on Computer ar- chitecture (ISCA), 2011.
8. R. Bhargava, B. Serebrin, F. Spadini, and S. Manne. Accelerating two-dimensional page walks for virtualized systems. In Proceedings of the 13th international conference on Ar- chitectural support for programming languages and operat- ing systems (ASPLOS), 2008.
9. A. Bhattacharjee, D. Lustig, and M. Martonosi. Shared lastlevel TLBs for chip multiprocessors. In proceedings of the 17th IEEE International Symposium on High Performance Computer Architecture (HPCA), 2011.
10. A. Bhattacharjee andM.Martonosi. Characterizing the TLB behavior of emerging parallel workloads on chip multiprocessors. In Proceedings of the 18th International Confer-ence on Parallel Architectures and Compilation Techniques (PACT), 2009.
11. A. Bhattacharjee and M. Martonosi. Inter-core cooperative TLB for chip multiprocessors. In Proceedings of the 15th international conference on Architectural support for programming languages and operating systems (ASPLOS),2010.
12. M. Butler. AMD "Bulldozer" Core - a new approach to multithreaded compute performance for maximum efficiency and throughput. HotChips, 2010.
13. S. Chaudhry, R. Cypher, M. Ekman, M. Karlsson, A. Landin, S. Yip, H. Zeffer, and M. Tremblay. Simultaneousspeculative threading: a novel pipeline architecture implemented in sun's rock processor. In Proceedings of the 36th annual international symposium on Computer archi- tecture (ISCA), 2009.
14. J. Huck and J. Hays. Architectural support for translation table management in large address space machines. In Pro- ceedings of the 20th annual international symposium on computer architecture (ISCA), 1993.
15. B. L. Jacob and T. N. Mudge. A look at several memory management units, TLB-refill mechanisms, and page table organizations. In Proceedings of the 8th international conference on Architectural support for programming lan- guages and operating systems (ASPLOS), 1998.
16. P. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B.Werner. Simics: A full system simulation platform. Com-puter, 35(2):50-58, feb 2002.
17. S. Srikantaiah and M. Kandemir. Synergistic TLBs for high performance address translation in chip multiprocessors. In Proceedings of the 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 2010.
18. M. Talluri, M. D. Hill, and Y. A. Khalidi. A new page table for 64-bit address spaces. In Proceedings of the 15th ACM symposium on Operating systems principles (SOSP), 1995.
19. R. Uhlig, G. Neiger, D. Rodgers, A. L. Santoni, F. C. Martins, A. V. Anderson, S. M. Bennett, A. K?gi, F. H. Leung, and L. Smith. Intel virtualization technology. Computer, 38:48-56, 2005.
20. VMware. Performance Evaluation of AMD RVI Hardware Assist. Technical report, 2009.
21. VMware. Performance Evaluation of Intel EPT Hardware Assist. Technical report, 2009.
22. X. Wang, J. Zang, Z. Wang, Y. Luo, and X. Li. Selective hardware/software memory virtualization. In Proceedings of the 7th international conference on Virtual execution en- vironments (VEE), 2011.